mpc8379e Freescale Semiconductor, Inc, mpc8379e Datasheet - Page 57
mpc8379e
Manufacturer Part Number
mpc8379e
Description
Powerquicc Ii Pro Processor Hardware Specifications
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MPC8379E.pdf
(117 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mpc8379eCVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eCVRAJF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eCVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eCVRANG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8379eVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eVRAJF
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8379eVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8379eVRANG
Manufacturer:
Freescale Semiconductor
Quantity:
135
Figure 37
Figure 38
Freescale Semiconductor
All values refer to V
Data hold time
Setup time for STOP condition
Bus free time between a STOP and START condition
Noise margin at the LOW level for each connected device (including
hysteresis)
Noise margin at the HIGH level for each connected device (including
hysteresis)
Note:
1
2
3
The symbols used for timing specifications herein follow the pattern of t
for inputs and t
(I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t
high (H) state or setup time. Also, t
(S) went invalid (X) relative to the t
timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the t
reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate
letter: R (rise) or F (fall).
MPC8379E provides a hold time of at least 300 ns for the SDA signal (referred to the V
undefined region of the falling edge of SCL.
The maximum t
SDA
SCL
provides the AC test load for the I
shows the AC timing diagram for the I
S
IH
(first two letters of functional block)(reference)(state)(signal)(state)
I2DVKH
(min) and V
t
I2CF
t
I2CL
t
I2SXKL
MPC8379E PowerQUICC II Pro Processor Hardware Specifications, Rev. 3
has only to be met if the device does not stretch the LOW period (t
Output
Parameter
IL
Table 47. I
(max) levels (see
I2SXKL
I2C
clock reference (K) going to the low (L) state or hold time. Also, t
Figure 38. I
CBUS compatible masters
t
I2DXKL
symbolizes I
2
C AC Electrical Specifications (continued)
Figure 37. I
Table
Z
t
I2DVKH
0
= 50 Ω
I
t
46).
2
I2CH
2
2
C bus devices
C.
C Bus AC Timing Diagram
2
C timing (I2) for the time that the data with respect to the start condition
t
2
I2SXKL
2
C bus.
C AC Test Load
Sr
for outputs. For example, t
Symbol
t
t
t
I2PVKH
I2KHDX
(first two letters of functional block)(signal)(state) (reference)(state)
I2DXKL
t
V
I2SVKH
V
NH
NL
t
I2KHKL
R
L
1
= 50 Ω
0.1 × OV
0.2 × OV
Min
0.6
1.3
IHmin
t
—
0
I2PVKH
I2C
OVDD/2
I2CL
DD
DD
of the SCL signal) to bridge the
clock reference (K) going to the
t
I2CR
) of the SCL signal.
I2DVKH
Max
0.9
—
—
—
—
—
I2PVKH
P
symbolizes I
t
I2CF
symbolizes I
Unit
μs
μs
μs
V
V
S
2
I2C
C timing
Notes
clock
2, 3
—
—
—
—
2
I
C
57
2
C