mpc8379e Freescale Semiconductor, Inc, mpc8379e Datasheet - Page 52
mpc8379e
Manufacturer Part Number
mpc8379e
Description
Powerquicc Ii Pro Processor Hardware Specifications
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MPC8379E.pdf
(117 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mpc8379eCVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eCVRAJF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eCVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eCVRANG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8379eVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eVRAJF
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8379eVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8379eVRANG
Manufacturer:
Freescale Semiconductor
Quantity:
135
JTAG
11.3.2.1
The following equations show how to calculate the allowed combined propagation delay range of the
SD_CLK and SD_DAT/CMD signals on the PCB.
This means that Data + Clock delay can be up to 11 ns for a 20 ns clock cycle:
11.3.2.2
The following equations show how to calculate the allowed combined propagation delay range of the
SD_CLK and SD_DAT/CMD signals on the PCB.
This means that Data + Clock delay must be greater than ~6 ns for a 20 ns clock cycle:
11.3.2.3
The following equation is the combined formula to calculate the propagation delay range of the SD_CLK
and SD_DAT/CMD signals on the PCB.
12 JTAG
This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface of
the MPC8379E.
52
0.5 × t
t
t
10
6 < t
CLK_DELAY
CLK_DELAY
–
SHSCK
2.5 + (–1.5) < t
CLK_DELAY
High-Speed Read Meeting Setup (Maximum Delay)
High-Speed Read Meeting Hold (Minimum Delay)
High-Speed Read Combined Formula
0.5 × t
0.5 × t
–
t
MPC8379E PowerQUICC II Pro Processor Hardware Specifications, Rev. 3
+ t
+ t
SHSCK
OH
t
SHSCK
t
CLK_DELAY
CLK_DELAY
DATA_DELAY
DATA_DELAY
+ t
+ t
SHSIXKH
< t
–
DATA_DELAY
CLK_DELAY
t
OH
CLK_DELAY
+ t
+ t
+ t
< t
DATA_DELAY
DATA_DELAY
SHSIXKH
< 30
< 11
CLK_DELAY
+ t
+ t
–
DATA_DELAY
DATA_DELAY
–
14
t
INT_CLK_DLY
+ t
< 1.5 × t
–
+ t
5
ODLY
DATA_DELAY
+ t
SHSCK
+ t
SHSIVKH
OH
< t
–
CLK_DELAY
–
t
< 1.5 × t
t
SHSIXKH
ODLY
< 1.5 × t
–
SHSCK
t
SHSIVKH
+ t
+ t
SHSCK
INT_CLK_DLY
DATA_DELAY
–
t
ODLY
–
t
Freescale Semiconductor
SHSIVKH
Eqn. 15
Eqn. 16
Eqn. 17
Eqn. 18
Eqn. 19