mpc8379e Freescale Semiconductor, Inc, mpc8379e Datasheet - Page 47
mpc8379e
Manufacturer Part Number
mpc8379e
Description
Powerquicc Ii Pro Processor Hardware Specifications
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MPC8379E.pdf
(117 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mpc8379eCVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eCVRAJF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eCVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eCVRANG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8379eVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8379eVRAJF
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8379eVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8379eVRANG
Manufacturer:
Freescale Semiconductor
Quantity:
135
This means that clock can be delayed versus data up to 15 ns (external delay line) in ideal case of
t
11.2.1.3
The following equation is the combined formula to calculate the allowed skew range between the
SD_CLK and SD_DAT/CMD signals on the PCB.
11.2.2
Figure 28
11.2.2.1
The following equations show how to calculate the allowed combined propagation delay range of the
SD_CLK and SD_DAT/CMD signals on the PCB.
Freescale Semiconductor
SFSCLKL
t
CLK_DELAY
t
t
CLK_DELAY
CLK_DELAY
= 20 ns:
provides the data and command input timing diagram.
Full-Speed Input Path (Read)
Full-Speed Write Combined Formula
Full-Speed Read Meeting Setup (Maximum Delay)
MPC8379E Pins
Output from the
MPC8379E Pin
SD CLK at the
+ t
SD Card Pins
t
CLK_DELAY
the Card Pin
Input at the
IH
MPC8379E PowerQUICC II Pro Processor Hardware Specifications, Rev. 3
SD CLK at
+ 5
< 15 + t
–
t
SFSKHOX
t
–
CLK_DELAY
t
CLK_DELAY
0 < 20 + t
DATA_DELAY
+ t
(MPC8379E Input Hold)
DATA_DELAY
< t
SFSCKL
+ t
DATA_DELAY
+ t
Figure 28. Full Speed Input Path
DATA_DELAY
IH
–
< t
t
+ t
SFSKHOX
SFSCK
DATA_DELAY
+ t
–
ODLY
< t
t
Driving
ODLY
SFSCKL
Edge
t
ODLY
< t
t
+ t
OH
t
t
SFSIXKH
–
SFSCK
SFSCK
SFSIVKH
t
SFSIVKH
+ t
t
CLK_DELAY
DATA_DELAY
(Clock Cycle)
+ t
Enhanced Secure Digital Host Controller (eSDHC)
CLK_DELAY
< t
–
t
SFSIVKH
t
SFSCK
DATA_DELAY
t
INT_CLK_DLY
–
t
ISU
–
Sampling
Edge
t
SFSKHOV
Eqn. 5
Eqn. 6
Eqn. 7
Eqn. 8
47