mc68hc908mr8 Freescale Semiconductor, Inc, mc68hc908mr8 Datasheet - Page 176

no-image

mc68hc908mr8

Manufacturer Part Number
mc68hc908mr8
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc908mr8CFA
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mc68hc908mr8CFA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc908mr8CP
Manufacturer:
FREESCALE
Quantity:
3
Pulse-Width Modulator for Motor Control
Technical Data
176
CAUTION:
NOTE:
NOTE:
NOTE:
When PWMINT is cleared, pending CPU interrupts are inhibited.
PWMF— PWM Reload Flag
When PWMF is cleared, pending PWM CPU interrupts are cleared
(excluding fault interrupts).
Bits 2 and/or 3 of PCTL1 are reserved and must never be set to a 1.
Setting these bits to a 1 will affect the active PWM value registers.
Undesirable results will occur.
LDOK— Load OK Bit
The user should initialize the PWM registers and set the LDOK bit before
enabling the PWM.
PWMEN — PWM Module Enable Bit
Pulse-Width Modulator for Motor Control (PWMMC)
This read/write bit is set at the beginning of every reload cycle
regardless of the state of the LDOK bit. This bit is cleared by reading
PWM control register 1 with the PWMF flag set, then writing a logic 0
to PWMF. If another reload occurs before the clearing sequence is
complete, then writing logic 0 to PWMF has no effect.
This read/write bit allows the counter modulus, counter prescaler, and
PWM values in the buffered registers to be used by the PWM
generator. These values will not be used until the LDOK bit is set and
a new PWM load cycle begins. LDOK may be cleared, if it is set, by
writing a logic 0 to it prior to the beginning of a new PWM load cycle.
Internally this bit is automatically cleared after the new values are
loaded.
This read/write bit enables and disables the PWM generator and the
PWM pins. When PWMEN is clear, the PWM generator is disabled
and the PWM pins are in the high-impedance state (unless
OUTCTL = 1). When the PWMEN bit is set, the PWM generator and
PWM pins are activated. For more information, see
and the PWMEN
1 = New reload cycle began.
0 = New reload cycle has not begun.
1 = Okay to load new modulus, prescaler, and PWM values at
0 = Not okay to load new modulus, prescaler, and PWM values
1 = PWM generator and PWM pins enabled
0 = PWM generator and PWM pins disabled
beginning of next PWM load cycle
Bit.
MC68HC908MR8 — Rev 4.1
Freescale Semiconductor
9.8 Initialization

Related parts for mc68hc908mr8