ade7854 Analog Devices, Inc., ade7854 Datasheet - Page 66
![no-image](/images/no-image-200.jpg)
ade7854
Manufacturer Part Number
ade7854
Description
Poly Phase Multifunction Energy Metering Ic With Neutral Current Measurement
Manufacturer
Analog Devices, Inc.
Datasheet
1.ADE7854.pdf
(71 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ade7854ACPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADE7854
Bit
Location
2
3
4-6
7
8
15-9
Table 37. CONFIG register (address 0xE618)
Bit
Location
0
2,1
3
4
5
6
7
9,8
11,10
13,12
14,15
Bit
Mnemonic
Reserved
SWAP
MOD1SHORT
MOD2SHORT
HSDCEN
SWRST
VTOIA[1:0]
VTOIB[1:0]
VTOIC[1:0]
Reserved
INTEN
Bit
Mnemonic
CWSIGN
SUM1SIGN
Reserved
SUM2SIGN
SUM3SIGN
Reserved
Default
value
0
000
0
0
0
0
0
00
00
00
0
Default
value
0
0
000
0
0
000 0000
Description
Integrator Enable. When this bit is set to 1, the internal digital integrator is enabled for use in
meters utilizing Rogowski Coils on all 3 phase and neutral current inputs. When this bit is cleared
to 0, the internal digital integrator is disabled.
These bits do not manage any functionality.
When this bit is set to 1, the voltage channel outputs are swapped with the current channel
outputs. Thus, the current channel information will be present in the voltage channel registers
and vice versa.
When this bit is set to 1, the voltage channel ADCs behave as if the voltage inputs were put to
ground.
When this bit is set to 1, the current channel ADCs behave as if the voltage inputs were put to
ground.
When this bit is set to 1, the HSDC serial port is enabled and HSCLK functionality is chosen at
CF3/HSCLK pin. When this bit is cleared to 0, HSDC is disabled and CF3 functionality is chosen at
CF3/HSCLK pin.
When this bit is set to 1, a software reset is initiated.
These bits decide what phase voltage is considered together with phase A current in the power
path:
00=phase A voltage
01=phase B voltage
10=phase C voltage
11=reserved. When set, the ADE7854 behaves like VTOIA [1:0]=00
These bits decide what phase voltage is considered together with phase B current in the power
path:
00=phase B voltage
01=phase C voltage
10=phase A voltage
11=reserved. When set, the ADE7854 behaves like VTOIB [1:0]=00
These bits decide what phase voltage is considered together with phase C current in the power
path:
00=phase C voltage
01=phase A voltage
10=phase B voltage
11=reserved. When set, the ADE7854 behaves like VTOIC [1:0]=00
These bits do not manage any functionality.
Description
-1: if total active power on phase B is negative.
-0: if total active power on phase C is positive.
-1: if total active power identified on phase C is negative.
-0: if the sum of all phase powers in the CF1 data path is positive.
-1: if the sum of all phase powers in the CF1 data path is negative.
Phase powers in the CF1 data path are identified by bits 2,1,0 (TERMSEL1) of COMPMODE[15:0]
register and by bits 2,1,0 (CF1SEL) of CFMODE[15:0] register.
These bits are always 0.
-0: if the sum of all phase powers in the CF2 data path is positive.
-1: if the sum of all phase powers in the CF2 data path is negative.
Phase powers in the CF2 data path are identified by bits 5,4,3 (TERMSEL2) of COMPMODE[15:0]
register and by bits 5,4,3 (CF2SEL) of CFMODE[15:0] register.
-0: if the sum of all phase powers in the CF3 data path is positive.
-1: if the sum of all phase powers in the CF3 data path is negative.
Phase powers in the CF3 data path are identified by bits 8,7,6 (TERMSEL3) of COMPMODE[15:0]
register and by bits 8,7,6 (CF3SEL) of CFMODE[15:0] register.
These bits are always 0.
Rev. PrC| Page 66 of 71
Preliminary Technical Data