saa7146a NXP Semiconductors, saa7146a Datasheet - Page 79
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
saa7146a
Manufacturer Part Number
saa7146a
Description
Multimedia Bridge, High Performance Scaler And Pci Circuit Spci
Manufacturer
NXP Semiconductors
Datasheet
1.SAA7146A.pdf
(139 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
saa7146aH
Manufacturer:
NXP
Quantity:
5 510
Company:
Part Number:
saa7146aH
Manufacturer:
PHILIPS
Quantity:
875
Part Number:
saa7146aH
Manufacturer:
PHILIPS
Quantity:
20 000
Part Number:
saa7146aH/V3
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
saa7146aH/V4
Manufacturer:
NXP
Quantity:
12 000
Part Number:
saa7146aH/V4
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
saa7146aH/V4,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
saa7146aHZ
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
2004 Aug 25
50
50
50
50
50
50
OFFSET
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
(HEX)
LLC_B
SIO_B
PVO_B
PHO_B
SYNC_B 10 to 8
FIDESB
NAME
15
14 and
13
12
11
7 and 6 RW
5 to 0
BIT
TYPE
RW
RW
RW
RW
RW
Line Locked Clock control for D1_B:
Synchronization port_B configuration:
Polarity of VS_B, if VS output:
Polarity of HS_B, if HS output is select by SIO_B:
Sync edge selection and field detection mode internal sync signals SyncB
(Hb, Vb and Fb) if:
Field identification port_B edge select (ODD is defined by FID = 1, EVEN is
defined by FID = 0)
reserved
0: LLC_B set to input
1: LLC_B set to output, taken from LLC_A
00: HS_B and VS_B are input (i.e. 3-state)
01: HS_B is output, HGT of HPS; VS_B is output, VGT of HPS
10: HS_B is output, RESET signal for a field memory; VS_B is input, vertical
sync signal for BRS this setting is needed for the field memory mode
11: HS_B is output, HGT of BRS; VS_B is output, VGT of BRS
0: direct from HPS or BRS, see SIO_B
1: inverted
0: direct from HPS or BRS, see SIO_B
1: inverted
HS, VS are input: Hb/Vb/Fb derived from pins
HS, VS are output: HS/VS as select by SIO_B
000: Hb at rising edge of HS; Vb at rising edge of VS; Fb = HS
directly
001: Hb at rising edge of HS; Vb at falling edge of VS; Fb = HS
directly
010: Hb at rising edge of HS; Vb at rising edge of VS; Fb = HS
forced toggle
011: Hb at rising edge of HS; Vb at falling edge of VS; Fb = HS
forced toggle
100: Hb at rising edge of HS; Vb at rising edge of VS
101: Hb at rising edge of HS; Vb at falling edge of VS; Fb = free toggle
110: Hb at rising edge of HS; Vb at rising and falling edge of Frame Sync at
the VS pin; Fb = direct FS
111: Hb, Vb and Fb derived from SAV and EAV decoded from the
data-stream at D1_B port. Not used if the MSB of HPSdatasel in Table 71
is set to logic 1
00: no interrupt condition
01: rising edge is interrupt condition
10: falling edge is interrupt condition
11: both edges are interrupt condition
79
DESCRIPTION
Product specification
SAA7146A
VS-falling,
VS-falling,
VS-falling,
VS-rising,