saa7146a NXP Semiconductors, saa7146a Datasheet - Page 21
saa7146a
Manufacturer Part Number
saa7146a
Description
Multimedia Bridge, High Performance Scaler And Pci Circuit Spci
Manufacturer
NXP Semiconductors
Datasheet
1.SAA7146A.pdf
(139 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
saa7146aH
Manufacturer:
NXP
Quantity:
5 510
Company:
Part Number:
saa7146aH
Manufacturer:
PHILIPS
Quantity:
875
Part Number:
saa7146aH
Manufacturer:
PHILIPS
Quantity:
20 000
Part Number:
saa7146aH/V3
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
saa7146aH/V4
Manufacturer:
NXP
Quantity:
12 000
Part Number:
saa7146aH/V4
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
saa7146aH/V4,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
saa7146aHZ
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
2004 Aug 25
AC
B0
B4
B8
BC
C0
OFFSET
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
(HEX)
BaseA2_in
ProtA2_in
PageA2_in
MEA2_in
LimitA2_in
PVA2_in
BaseA2_out
ProtA2_out
PageA2_out
MEA2_out
LimitA2_out
PVA2_out
NAME
31 to 0
31 to 2
1 and 0
31 to 12
11
10 to 8
7 to 4
3
2 to 0
31 to 0
31 to 2
1 and 0
31 to 12
11
10 to 8
7 to 4
3
2 to 0
BIT
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
TYPE
Base address for audio input Channel 2; this value specifies a
byte address. The lower two bits are forced to zero.
protection address for audio input Channel 2; this address
could be used to specify a upper limit for audio access in memory
space
reserve
base address of the page table, see Section 7.2.4
mapping enable; this bit enables the MMU
reserved
interrupt limit; defines the size of the memory range, that
generates an interrupt, if its boundaries are passed
protection violation handling
reserve
Base address for audio output Channel 2; this value specifies a
byte address. The lower two bits are forced to zero.
protection address for audio output Channel 2; this address
could be used to specify a upper limit for audio access in memory
space
reserved
base address of the page table, see Section 7.2.4
mapping enable; this bit enables the MMU
reserved
interrupt limit; defines the size of the memory range, that
generates an interrupt, if its boundaries are passed
protection violation handling
reserved
21
DESCRIPTION
Product specification
SAA7146A