saa7146a NXP Semiconductors, saa7146a Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
saa7146a
Manufacturer Part Number
saa7146a
Description
Multimedia Bridge, High Performance Scaler And Pci Circuit Spci
Manufacturer
NXP Semiconductors
Datasheet
1.SAA7146A.pdf
(139 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
saa7146aH
Manufacturer:
NXP
Quantity:
5 510
Company:
Part Number:
saa7146aH
Manufacturer:
PHILIPS
Quantity:
875
Part Number:
saa7146aH
Manufacturer:
PHILIPS
Quantity:
20 000
Part Number:
saa7146aH/V3
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
saa7146aH/V4
Manufacturer:
NXP
Quantity:
12 000
Part Number:
saa7146aH/V4
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
saa7146aH/V4,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
saa7146aHZ
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
7
This chapter provides information about the features
realized with this device. First, a general, thus short,
description of the functionality is given. The following
sections deal with the single features in a detailed manner.
7.1
The Dual D1 (DD1) interface can be connected to digital
video decoder ICs such as the SAA7111A, SAA7113 and
SAA7115 digital video encoder such as the SAA7128A
and SAA7129A, video compression CODECs or to a D1
compatible connector, e.g. for interconnection to an
external digital camera.
The interface supports bidirectional full duplex two channel
full D1 (CCIR 656), optionally with separate sync lines
H/V, pixel qualifier signal and double pixel clock I/O, up to
32 MHz.
One of the two internal video processors of the SAA7146A
is the two-dimensional High Performance Scaler (HPS).
Phase accurate re-sampling by interpolation supports
independent horizontal up and downscaling. In the
horizontal direction the scaling process is performed in two
functional blocks: integer decimation by window averaging
(up to 65 tap), and phase linear interpolation (10 tap filter
for luminance, 6 tap filter for chrominance). The vertical
processing for downscaling either uses averaging over a
window (up to 65 tap) or linear interpolation (2 tap).
The scaling function can be used for random sized display
windowing, for horizontal upscaling (zoom) or for
conversion between various sample schemes such as
CCIR or SQP. Incorporated with the HPS function is
brightness, contrast and saturation control. Colour key
generation is also established. The output of the HPS can
be formatted in various RGB and YUV formats.
Additionally, this output can be dithered for low bit rate
formats. Packed formats as well as planar formats (YUV)
are supported.
A second video channel (YUV 4 : 2 : 2 format) bypasses
the HPS and connects the real time video interface with
the PCI interface. This video bypass channel, using the
second video processor Binary Ratio Scaler (BRS), is
bidirectional and has means to convert from full size video
(50 or 60 Hz) to Common Interchange Format (CIF),
Quarter Common Interchange Format (QCIF) or Quarter
Quarter Common Interchange Format (QQCIF) and vice
versa (binary ratio 1, 2, 4, 8,
programmable VBI data and test signal regions can be
bypassed without processing during each field.
2004 Aug 25
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
FUNCTIONAL DESCRIPTION
General
1
2
,
1
4
and
1
8
only). Multiple
11
The bidirectional digital audio serial interface is based on
the I
for various data and timing formats.
Two independent interface circuits control audio data
streaming of up to 2
simultaneous input/output). Five or more I
such as the UDA1345, UDA1355 and UDA1380 (ADC and
DAC) and UDA1334 (DAC) can be connected.
The peripheral data port [Data Expansion Bus Interface
(DEBI)] enables 8 or 16-bit parallel access for system
set-up and programming of peripheral multimedia devices
(behind SAA7146A), but is also highly capable to interface
compressed MPEG/JPEG data of peripheral ICs with the
PCI system. DEBI supports both Intel compatible (ISA-bus
like) and Motorola (68000 style) compatible handshaking
protocols with up to 23 Mbytes/s peak data rate. Besides
the parallel port, there is also an I
the standard protocol external devices with speeds of up
to 400 kbit/s.
The PCI interface has master read and master write
capability. The video signal flows to and from the PCI and
is controlled by three video DMA channels with a total
FIFO capacity of 384 Dwords. The video DMA channel
definition supports the typical video data structure
(hierarchy) of pixels, lines, fields and frames. The audio
signal flow is controlled by four audio DMA channels, each
with 24 Dwords FIFO capacity. The DEBI port is
connected to the PCI by single instruction direct access
(immediate mode) and via a data DMA channel for
streaming data (block mode) with 32 Dwords FIFO
capacity. To improve PCI-bus efficiency, an arbiter
schedules the access to PCI-bus for all local DMA
channels.
The PCI interface of the SAA7146A supports virtual
memory addressing for operating systems running virtual
demand paging. The integrated Memory Management
Unit (MMU) translates linear addressing to physical
addresses using a page table inside the system memory
provided by the software driver. The MMU supports up to
4 Mbytes of virtual address space per DMA channel.
The SAA7146A can change its programming sets using a
Register Programming Sequencer (RPS) that works by
itself on a user defined program controlled by internally
supported real time events. The SAA7146A has two RPS
machines to optimize flow control of e.g. an MPEG
compressed data stream and real time video scaling
control. The RPS programming is defined by an instruction
list in the system main memory that consists of multiple
RPS commands.
2
S-bus standard, but supports flexible programming
128-bit frame width (bidirectional or
2
C-bus port to control via
Product specification
SAA7146A
2
S-bus devices