dac1208d750 NXP Semiconductors, dac1208d750 Datasheet - Page 21

• Manufacturer Part Number: dac1208d750
• Description: Dac1208d750 Dual 12-bit Dac; Up To 750 Msps; 2?, 4? Or 8? Interpolating With Jesd204a Interface
• Manufacturer: NXP Semiconductors

NXP Semiconductors
DAC1208D750
Product data sheet
10.2.6 Frame assembly
DAC1208D750 supports only /F/ = 1, which means that every frame clock period carries
one byte per lane. Frame assembly combines the octet of lane_0 with the four MSB bits of
lane_1 and reassembles the original 12-bit sample. The same is done for lane_2 and
lane_3. Tail bits are dropped.
The frame assembler also handles previously triggered errors.
If scrambling is enabled:
If scrambling is disabled:
If a nit_err (not-in-table error) or kout_unexp (unexpected control character) occurs in
lane_0 and/or lane_1, the previous 12-bit sample is repeated twice for I (lane_0,
lane_1). The same is done for Q (lane_2, lane_3).
If a nit_err (not-in-table error) or kout_unexp (unexpected control character) occurs in
lane_0 and/or lane_1, the previous 12-bit sample will be repeated once for I (lane_0,
lane_1). The same is done for Q (lane_2, lane_3).
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 6 December 2010
2×, 4× or 8× interpolating DAC with JESD204A
DAC1208D750
© NXP B.V. 2010. All rights reserved.
21 of 98