mm74c901 Fairchild Semiconductor, mm74c901 Datasheet

no-image

mm74c901

Manufacturer Part Number
mm74c901
Description
Hex Inverting Ttl Buffer . Hex Non-inverting Ttl Buffer
Manufacturer
Fairchild Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mm74c901N
Manufacturer:
LATTICE
Quantity:
119
Company:
Part Number:
mm74c901N
Quantity:
25
Company:
Part Number:
mm74c901N
Quantity:
10
© 1999 Fairchild Semiconductor Corporation
MM74C901M
MM74C901N
MM74C902M
MM74C902N
MM74C901 • MM74C902
Hex Inverting TTL Buffer •
Hex Non-Inverting TTL Buffer
General Description
The MM74C901 and MM74C902 hex buffers employ com-
plementary MOS to achieve wide supply operating range,
low power consumption, and high noise immunity. These
buffers provide direct interface from PMOS into CMOS or
TTL and direct interface from CMOS to TTL or CMOS
operating at a reduced V
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagrams
Logic Diagrams
Order Number
CMOS to TTL Inverting Buffer
Package Number
MM74C901
MM74C901
Top View
CC
M14A
M14A
N14A
N14A
supply.
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.300” Wide
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.300” Wide
Pin Assignments for DIP and SOIC
DS005909.prf
Features
Wide supply voltage range:
Guaranteed noise margin: 1.0V
High noise immunity: 0.45 V
TTL compatibility: Fan out of 2 driving standard TTL
Package Description
CMOS to TTL Buffer
MM74C902
MM74C902
Top View
October 1987
Revised January 1999
CC
3.0V to 15V
(typ.)
www.fairchildsemi.com

Related parts for mm74c901

mm74c901 Summary of contents

Page 1

... Hex Inverting TTL Buffer • Hex Non-Inverting TTL Buffer General Description The MM74C901 and MM74C902 hex buffers employ com- plementary MOS to achieve wide supply operating range, low power consumption, and high noise immunity. These buffers provide direct interface from PMOS into CMOS or ...

Page 2

... Storage Temperature Range ( Power Dissipation ( Dual-In-Line Small Outline Operating Temperature Range ( MM74C901, MM74C902, DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted Symbol Parameter CMOS TO CMOS V Logical “1” Input Voltage IN(1) V Logical “0” Input Voltage ...

Page 3

... SINK (N-Channel) I Output Sink Current SINK (N-Channel) AC Electrical Characteristics pF, unless otherwise noted A L Symbol Parameter MM74C901 t Propagation Delay Time pd1 to a Logical “1” t Propagation Delay Time pd0 to a Logical “0” C Input Capacitance IN C Power Dissipation Capacity ...

Page 4

... Typical Propagation Delay to a Logical “0” for the MM74C901 Typical Propagation Delay to a Logical “0” for the MM74C902 www.fairchildsemi.com CMOS to CMOS Typical Propagation Delay to a Logical “1” for the MM74C901 Typical Propagation Delay to a Logical “1” for the MM74C902 4 ...

Page 5

Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-120, 0.150” Narrow Package Number M14A 5 www.fairchildsemi.com ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN ...

Related keywords