ds3104 Maxim Integrated Products, Inc., ds3104 Datasheet - Page 88

• Manufacturer Part Number: ds3104
• Description: Ds3104 Line Card Timing Ic With Synchronous Ethernet Support
• Manufacturer: Maxim Integrated Products, Inc.

Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 7: Frequency Limit Loss-of-Lock (FLLOL). When this bit is set to 1, the T0 DPLL and the T4 DPLL internally
declare loss-of-lock when their hard limits are reached. The T0 DPLL hard frequency limit is set in the
HARDLIM[9:0] field in the
See Section 7.7.6.
Bits 6 to 0: DPLL Soft Frequency Limit (SOFTLIM[6:0]). This field is an unsigned integer that specifies the soft
frequency limit for the T0 DPLL and the T4 DPLL. The soft limit is only used for monitoring; exceeding this limit
does not cause loss-of-lock. The limit in ppm is ±SOFTLIM[6:0] × 0.628. The default value is ±8.79ppm. When the
T0 DPLL frequency reaches the soft limit the T0SOFT status bit is set in the
DPLL frequency reaches the soft limit the T4SOFT status bit is set in OPSTATE. See Section 7.7.6.
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 6: Interrupt Enable for Holdover Frequency Ready (HORDY). This bit is an interrupt enable for the HORDY
bit in the
Rev: 012108
________________________________________________________________________________________ DS3104-SE
0 = DPLL declares loss-of-lock normally.
1 = DPLL also declares loss-of-lock when the hard frequency limit is reached.
0 = Mask the interrupt
1 = Enable the interrupt
MSR4
FLLOL
register.
—
7
1
7
0
DLIMIT1
HORDY
6
0
6
0
DLIMIT3
DPLL Frequency Limit Register 3
4Dh
IER4
Interrupt Enable Register 4
4Eh
and
DLIMIT2
—
5
0
5
0
registers. The T4 DPLL hard frequency limit is fixed at ±80ppm.
—
4
0
4
0
SOFTLIM[6:0]
—
3
1
3
0
OPSTATE
—
2
1
2
0
register. When the T4
—
1
1
1
0
88 of 136
—
0
0
0
0