MT28F320J3 Micron, MT28F320J3 Datasheet - Page 11

no-image

MT28F320J3

Manufacturer Part Number
MT28F320J3
Description
Q-FLASHTM MEMORY
Manufacturer
Micron
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT28F320J3
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT28F320J3BS-11
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT28F320J3BS-11 ET
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT28F320J3BS-11 ET TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT28F320J3BS-11 GMET
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT28F320J3BS-11 GMET TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT28F320J3BS-11 MET
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT28F320J3BS-11ET
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT28F320J3RG-11
Manufacturer:
MICRON
Quantity:
1 831
Part Number:
MT28F320J3RG-11ET
Manufacturer:
PERICOM
Quantity:
102
Part Number:
MT28F320J3RG-11ET:A
Manufacturer:
MT
Quantity:
974
Part Number:
MT28F320J3RP-11A
Manufacturer:
MICRON
Quantity:
1 831
COMMAND DEFINITIONS
operations from the status register, query, identifier
codes, or blocks are enabled. Placing V
ables BLOCK ERASE, PROGRAM, and LOCK BIT CON-
*Notes appear on the next page.
128Mb, 64Mb, 32Mb Q-Flash Memory
MT28F640J3_7.p65 – Rev. 6, Pub. 8/02
COMMAND
READ ARRAY
READ IDENTIFIER
CODES
READ QUERY
READ STATUS
REGISTER
CLEAR STATUS
REGISTER
WRITE TO BUFFER
WORD/BYTE
PROGRAM
BLOCK ERASE
BLOCK ERASE,
PROGRAM SUSPEND
BLOCK ERASE,
PROGRAM RESUME
CONFIGURATION
SET BLOCK LOCK BITS
CLEAR BLOCK
LOCK BITS
PROTECTION
PROGRAM
When the V
PEN
voltage is less than V
Micron Q-Flash Memory Command Set Definitions
COMMAND REQ’D
SCALABLE
OR BASIC
SCS/BCS
SCS/BCS
SCS/BCS
SCS/BCS
SCS/BCS
SCS/BCS
SCS/BCS
SCS/BCS
SCS/BCS
SET
SCS
SCS
SCS
SCS
2
PENH
PPLK
CYCLES
BUS
> 2
2
, only READ
1
2
1
2
2
1
1
2
2
2
on V
2
2
PEN
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
OPER
en-
Table 4
FIRST BUS CYCLE
3
11
ADDR
FIGURATION operations. Device operations are se-
lected by writing specific commands into the CEL, as
seen in Table 4.
BA
BA
X
X
X
X
X
X
X
X
X
X
X
X
4
DATA
D0h
C0h
FFh
90h
98h
70h
50h
E8h
40h
10h
20h
B0h
B8h
60h
60h
Micron Technology, Inc., reserves the right to change products or specifications without notice.
or
5, 6
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
WRITE
OPER
READ
READ
READ
128Mb, 64Mb, 32Mb
SECOND BUS CYCLE
Q-FLASH MEMORY
3
ADDR
QA
BA
BA
BA
PA
PA
IA
X
X
X
1
4
DATA
SRD
D0h
D0h
01h
QD
PD
CC
PD
ID
N
©2002, Micron Technology, Inc.
5, 6
9, 10, 11
NOTES*
12, 13
11, 12
12, 14
12
15
7
8

Related parts for MT28F320J3