LM3S310 Luminary Micro, Inc, LM3S310 Datasheet - Page 19

no-image

LM3S310

Manufacturer Part Number
LM3S310
Description
Lm3s310 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S310-EQN25-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S310-EQN25-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S310-IGZ25-C2
Manufacturer:
TI
Quantity:
86
Company:
Part Number:
LM3S310-IGZ25-C2
Quantity:
84
Part Number:
LM3S310-IQN25-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S310-IQN25-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
1
1.1
July 5, 2006
Architectural Overview
The Luminary Micro Stellaris™ family of microcontrollers—the first ARM® Cortex™-M3 based
controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller
applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to
legacy 8- and 16-bit devices, all in a package with a small footprint.
The LM3S310 controller in the Stellaris family offers the advantages of ARM’s widely available
development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user
community. Additionally, the controller uses ARM’s Thumb®-compatible Thumb-2 instruction set to
reduce memory requirements and, thereby, cost.
Luminary Micro offers a complete solution to get to market quickly, with a customer development
board, white papers and application notes, and a strong support, sales, and distributor network.
Product Features
The LM3S310 microcontroller includes the following product features:
32-Bit RISC Performance
Internal Memory
General-Purpose Timers
32-bit ARM® Cortex™-M3 v7M architecture optimized for small-footprint embedded
applications
Thumb®-compatible Thumb-2-only instruction set processor core for high code density
25-MHz operation
Hardware-division and single-cycle-multiplication
Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt
handling
24 interrupts with eight priority levels
Memory protection unit (MPU) provides a privileged mode for protected operating system
functionality
Unaligned data access, enabling data to be efficiently packed into memory
Atomic bit manipulation (bit-banding) delivers maximum memory utilization and
streamlined peripheral control
16 KB single-cycle flash
4 KB single-cycle SRAM
Three timers, each of which can be configured as a single 32-bit timer or as two 16-bit
timers
32-bit Timer modes:
User-managed flash block protection on a 2-KB block basis
User-managed flash data programming
User-defined and managed flash-protection block
Programmable one-shot timer
Programmable periodic timer
Real-Time Clock when using an external 32.768-KHz clock as the input
Preliminary
LM3S310 Data Sheet
19

Related parts for LM3S310