LM3S818 Luminary Micro, Inc, LM3S818 Datasheet - Page 244

• Manufacturer Part Number: LM3S818
• Description: Lm3s818 Arm Microcontroller
• Manufacturer: Luminary Micro, Inc

Universal Asynchronous Receivers/Transmitters (UARTs)
244
Reset
Reset
Type
Type
Bit/Field
31:8
UART Line Control (UARTLCRH)
Offset 0x02C
6:5
7
4
3
RO
RO
31
15
0
0
Register 6: UART Line Control (UARTLCRH), offset 0x02C
The UARTLCRH register is the line control register. Serial parameters such as data length, parity
and stop bit selection are implemented in this register.
When updating the baud-rate divisor (UARTIBRD and/or UARTIFRD), the UARTLCRH register
must also be written. The write strobe for the baud-rate divisor registers is tied to the UARTLCRH
register.
RO
RO
30
14
0
0
reserved
WLEN
Name
STP2
SPS
FEN
RO
RO
29
13
0
0
RO
RO
28
12
0
0
reserved
Type
R/W
R/W
R/W
R/W
RO
RO
RO
27
11
0
0
RO
RO
26
10
0
0
Reset
0
0
0
0
0
RO
RO
25
0
9
0
Preliminary
Description
Reserved bits return an indeterminate value, and should never
be changed.
UART Stick Parity Select
When bits 1, 2 and 7 of UARTLCRH are set, the parity bit is
transmitted and checked as a 0. When bits 1 and 7 are set and 2
is cleared, the parity bit is transmitted and checked as a 1.
When this bit is cleared, stick parity is disabled.
UART Word Length
The bits indicate the number of data bits transmitted or received
in a frame as follows:
0x3: 8 bits
0x2: 7 bits
0x1: 6 bits
0x0: 5 bits (default)
UART Enable FIFOs
If this bit is set to 1, transmit and receive FIFO buffers are
enabled (FIFO mode).
When cleared to 0, FIFOs are disabled (Character mode). The
FIFOs become 1-byte-deep holding registers.
UART Two Stop Bits Select
If this bit is set to 1, two stop bits are transmitted at the end of a
frame. The receive logic does not check for two stop bits being
received.
RO
RO
24
0
8
0
reserved
SPS
R/W
RO
23
0
7
0
R/W
RO
22
0
6
0
WLEN
R/W
RO
21
0
5
0
FEN
R/W
RO
20
0
4
0
STP2
R/W
RO
19
0
3
0
EPS
R/W
RO
18
0
2
0
February 6, 2007
PEN
R/W
RO
17
0
1
0
BRK
R/W
RO
16
0
0
0