LM3S818 Luminary Micro, Inc, LM3S818 Datasheet - Page 108

no-image

LM3S818

Manufacturer Part Number
LM3S818
Description
Lm3s818 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S818-EQN50-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S818-EQN50-C2T
Manufacturer:
MICRON
Quantity:
1 200
Part Number:
LM3S818-EQN50-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S818-IGZ50-C2
Manufacturer:
TI
Quantity:
82
Part Number:
LM3S818-IQN50-C2
Quantity:
1 947
Company:
Part Number:
LM3S818-IQN50-C2
Quantity:
330
Part Number:
LM3S818-IQN50-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
General-Purpose Input/Outputs (GPIOs)
Figure 8-2. GPIO Port Block Diagram
8.2.1
108
Alternate Input
Alternate Output
Alternate Output Enable
Interrupt
Data Register Operation
To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in
the GPIO Data (GPIODATA) register (see page 114) by using bits [9:2] of the address bus as a
mask. This allows software drivers to modify individual GPIO pins in a single instruction, without
affecting the state of the other pins. This is in contrast to the "typical" method of doing a
read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature,
the GPIODATA register covers 256 locations in the memory map.
During a write, if the address bit associated with that data bit is set to 1, the value of the
GPIODATA register is altered. If it is cleared to 0, it is left unchanged.
For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in
Figure 8-3, where u is data unchanged by the write.
GPIOAFSEL
GPIOPeriphID0
GPIOPeriphID1
GPIOPeriphID2
GPIOPeriphID3
GPIODATA
Selection
GPIOMIS
Function
GPIODIR
Interrupt
GPIOIBE
GPIOIEV
GPIORIS
GPIOICR
GPIOIM
Control
GPIOIS
Data
I/O
Identification Registers
GPIOPeriphID4
GPIOPeriphID5
GPIOPeriphID6
GPIOPeriphID7
GPIO Input
GPIO Output
GPIO Output Enable
GPIODR2R
GPIODR4R
GPIODR8R
GPIOODR
GPIOPUR
GPIOPDR
GPIODEN
GPIOSLR
Control
I/O Pad
GPIOPCellID1
GPIOPCellID3
GPIOPCellID0
GPIOPCellID2
D
E
M
U
X
M
U
X
M
U
X
Preliminary
Pad Input
Pad Output
Pad Output Enable
Pad
I/O
February 6, 2007
Package I/O Pin

Related parts for LM3S818