CY28341 Cypress Semiconductor, CY28341 Datasheet - Page 7

no-image

CY28341

Manufacturer Part Number
CY28341
Description
Universal Single-Chip Clock Solution
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY283410
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY283410C
Manufacturer:
CY
Quantity:
85 096
Part Number:
CY283410C
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY283410C
Quantity:
160
Part Number:
CY283410C-2
Manufacturer:
CY
Quantity:
27
Part Number:
CY283410C-2
Manufacturer:
CY
Quantity:
113 869
Part Number:
CY283410C-2
Manufacturer:
CYP
Quantity:
20 000
Part Number:
CY283410C-2A
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY283410C-2A
Quantity:
84
Part Number:
CY283410C-3
Manufacturer:
CY
Quantity:
30 847
Company:
Part Number:
CY283410C-3A
Quantity:
22
Part Number:
CY28341ZC
Manufacturer:
CY
Quantity:
6 416
Document #: 38-07367 Rev. *A
Byte 5: SDR/DDR Clock Register
Byte 6: Watchdog Register
Table 7. Watchdog Time Stamp
Bit @Pup Pin#
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
WD3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
@Pup
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
26
29,30
31,32
35,36
37,38
41,42
43,44
Pin#
WD2
Frequency
SRESET# 1 = Pin 26 is the input pin as PD# signal. 0 = Pin 26 is the output pin as SRESET# signal.
WD Alarm This bit is set to “1” when the Watchdog times out. It is reset to “0” when the system clears the
45
46
WDTEST WD-Test, ALWAYS program to “0.”
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Revert
Name
WD3
WD2
WD1
WD0
DDRT/C5/SD
DDRT/C4/SD
DDRT/C3/SD
DDRT/C2/SD
DDRT/C1/SD
DDRT/C0/SD
RAM(10,11)
RAM(8,9)
RAM(6,7)
RAM(4,5)
RAM(2,3)
RAM(0,1)
threshold
BUF_IN
FBOUT
voltage
Name
This bit allows setting the Revert Frequency once the system is rebooted due to Watchdog time
out only.0 = selects frequency of existing H/W setting1 = selects frequency of the second to
last S/W setting (the software setting prior to the one that caused a system reboot).
WD time stamps (WD3:0).
This bit allows the selection of the time stamp for the Watchdog timer. See Table 7.
This bit allows the selection of the time stamp for the Watchdog timer. See Table 7.
This bit allows the selection of the time stamp for the Watchdog timer. See Table 7.
This bit allows the selection of the time stamp for the Watchdog timer. See Table 7.
WD1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
DDR Mode, BUF_IN threshold setting. 0 = 1.15V, 1 = 1.05VSDR Mode, BUF_IN
threshold setting. 0 = 1.35V, 1 = 1.25V
1 = output enabled (running). 0 = output disabled asynchronously in a LOW state.
1 = output enabled (running). 0 = output disabled asynchronously in a LOW state.
1 = output enabled (running). 0 = output disabled asynchronously in a LOW state.
1 = output enabled (running). 0 = output disabled asynchronously in a LOW state.
1 = output enabled (running). 0 = output disabled asynchronously in a LOW state.
1 = output enabled (running). 0 = output disabled asynchronously in a LOW state.
1 = output enabled (running). 0 = output disabled asynchronously in a LOW state.
WD0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Off
1 second
2 seconds
3 seconds
4 seconds
5 seconds
6 seconds
7 seconds
8 seconds
9 seconds
10 seconds
11 seconds
12 seconds
13 seconds
14 seconds
15 seconds
Description
Description
FUNCTION
CY28341
Page 7 of 21

Related parts for CY28341