MAS281 Dynex, MAS281 Datasheet - Page 43

• Manufacturer Part Number: MAS281
• Description: MIL-STD-1750A Microprocessor
• Manufacturer: Dynex

Notes:
NO.
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
1. Unless otherwise noted, test conditions are as follows: OSC duty cycle = 50%, input rise and fall time < 5ns, timing measured
2. t = 1 OSC period 0.5t implies a 50% OSC duty cycle; fractional t's may be adjusted to reflect actual OSC duty cycle
3. Data obtained by characterisation or analysis, is not routinely measured.
9. Output references SYNC, DMAK, and HLDAK drive into load 1.
10. Guaranteed by component LSI testing: not measured on microprocessor module.
SURE, NPU, ILLAD, CONFW
valid after SYNC lo (note 10)
TGCLK lo to TGO lo (Timer clocking) (note 10)
SYNC hi to TGO hi
(Reset Trigger-Go XIO) (note 10)
TCLK setup to SYNC lo (note 10)
TCLK hold after SYNC lo (note 10)
DTIMER setup to SYNC lo (note 10)
DTIMER hold after SYNC lo (note 10)
DTIMER setup to TGCLK hi (note 10)
DTIMER hold after TGCLK lo (note 10)
DTO setup to TCLK lo (note 10)
DTO hold after TCLK lo (note 10)
DTIMER lo to DMAE lo (note 10)
DTIMER hi to DMAE normal operation (note 10) Load 1
TCLK lo to Normal operation after
bus timeout (note 10)
EXADE lo to ILLAD lo (note 10)
EXADE hi to ILLAD hi (note 10)
SYNC lo to DD hi (Internal to XIO) (note 3, 10)
Bus fault timeout interval (note 3, 10)
DD hi to AS lo (DMA) (note 3, 10)
DS hi to Data valid (note 10)
from 50% of VDD points.
Parameter
Table 10: Timing Parameters (continued)
Test Condition
(notes 1 & 9)
Load 1
Load 1
Load 1
Load 1
Load 1
Load 1
Load 1
Load 1
Load 1 (DS),
Load 2 (Data)
(note 2) (note 2)
Min.
5
-
-
30
10
50
10
30
12
30
10
-
-
-
-
-
-
1
20
15
-
150
75
-
-
-
-
-
-
-
-
60
60
100
60
60
60
2
-
-
Max.
TCLK
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MAS281
43/55