HT46R74D-1 Holtek Semiconductor, HT46R74D-1 Datasheet - Page 16

• Manufacturer Part Number: HT46R74D-1
• Description: Dual Slope A/D Type MCU
• Manufacturer: Holtek Semiconductor

www.DataSheet4U.com
Power Down Operation - HALT
The Power-down mode is initialised by a HALT instruc-
tion and results in the following.
The system leaves the HALT or IDLE mode by means of an
external reset, an interrupt, an external falling edge signal
on port A, or by a WDT overflow. An external reset causes a
device initialisation, while a WDT overflow performs a
reason for the device reset can be determined. The PDF
flag is cleared by a system power-up or by executing the
instruction. The TO flag is set if a WDT time-out occurs, and
causes a wake-up that only resets the program counter and
the SP, and leaves the others in their original state.
A port A wake-up and interrupt methods can be considered
as a continuation of normal execution. Each pin of port A
can be independently selected to wake-up the device using
configuration options. After awakening from an I/O port
Rev. 1.10
warm reset . After examining the TO and PDF flags, the
CLR WDT instruction, and is set by executing the HALT
The system oscillator turns off but the WDT oscillator
keeps running if the WDT oscillator or the real time clock
is selected.
The contents of the Data Memory and the registers re-
main unchanged.
The WDT is cleared and starts recounting if the WDT
clock is sourced from the WDT oscillator or the real time
clock oscillator.
All I/O ports maintain their original status.
The PDF flag is set but the TO flag is cleared.
The LCD driver keeps running if the WDT OSC or RTC
OSC is selected.
Bit No.
1~6
0
7
OSCON
LCDON
Label
Specifies the LCD condition in the Power-down mode
1: LCD module remains on ( if OSCON=1) and ignores the configuration option setting
0: LCD condition decided by the LCD_ON configuration option
Unused bit, read as 0
System clock oscillator On/off during Power-down mode setting.
0: Oscillator stops running. All related peripherals will lose their clock and stop function-
ing. (Register bit 0 will be ignored)
1: Oscillator keeps running.
(All peripheral keep running, except for the special setting of Bit 0)
HALTC (17H) Register
16
stimulus, the program will resume execution at the
next instruction. However, if awakening from an inter-
rupt, two sequences may occur. If the related inter-
rupt is disabled or the interrupt is enabled but the
stack is full, the program will resume execution at the
next instruction. But if the interrupt is enabled, and
the stack is not full, a regular interrupt response takes
place.
When an interrupt request flag is set before entering
the Power-down mode, the system cannot be awak-
ened using that interrupt.
If a wake-up events occur, it takes 1024 t
clock periods) to resume normal operation. In other
words, a dummy period is inserted after the wake-up.
If the wake-up results from an interrupt acknowledg-
ment, the actual interrupt subroutine execution is de-
layed by more than one cycle. However, if the
wake-up results in the next instruction execution, the
execution will be performed immediately after the
dummy period is finished.
To minimise power consumption, all the I/O pins
should be carefully managed before entering the
Power-down mode.
When a HALT instruction is executed, the CPU will
stop running, and the related OSC and peripheral
clocks will be set by the HALTC register. The HALTC
register will only take effect when the system clock
(f
Note: HALTC has no effect if the 32K oscillator is set
SYS
Function
) is set to OSC.
as the system clock.
HT46R74D-1
January 11, 2007
SYS
(system