IDT70T3509M Integrated Device Technology, IDT70T3509M Datasheet - Page 12

no-image

IDT70T3509M

Manufacturer Part Number
IDT70T3509M
Description
High-speed 2.5v 1024k X 36 Synchronous Dual-port Static Ram With 3.3v Or 2.5v Interface
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT70T3509MS133BP
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70T3509MS133BPG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70T3509MS133BPGI
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT70T3509MS133BPI
Manufacturer:
IDT
Quantity:
173
Part Number:
IDT70T3509MS133BPI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Timing Waveform of Left Port Write to Pipelined Right Port Read
NOTES:
1. CE
2. OE = V
3. If t
4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"
Timing Waveform with Port-to-Port Flow-Through Read
NOTES:
1. CE
2. OE = V
3. If t
4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".
IDT70T3509M
High-Speed 2.5V
ADDRESS
ADDRESS
t
will be t
ADDRESS
ADDRESS
t
be t
DATA
CO
CO
DATA
DATA
CO
CO
0
0
DATA
CO
, BE
+ 2 t
, BEn, and ADS = V
+ t
CLK
CLK
R/W
< minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be
< minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be
R/W
OUT"B"
CYC
CLK
R/W
CLK
R/W
+ t
IL
IL
CO
OUT "B"
IN"A"
n
CYC2
, and ADS = V
"A"
"A"
"B"
"B"
"B"
for Port "B", which is being read from. OE = V
IN "A"
for the Right Port, which is being read from. OE = V
CD1
"A
+ t
+ t
"
"A"
"A"
"A"
"B"
"B"
"B"
).
CYC2
CD1
+ t
CD2
). If t
+ t
). If t
CD2
CO
1024K x 36 Dual-Port Synchronous Static RAM
IL
IL
CO
).
> minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will
; CE
t
MATCH
t
; CE
t
SW
SD
VALID
SA
> minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port
t
t
MATCH
MATCH
1
VALID
SW
t
t
t
SA
1
SA
SD
, CNTEN, and REPEAT = V
SW
, CNTEN, and REPEAT = V
t
t
t
HD
HW
HA
MATCH
t
t
SW
SA
t
t
HW
HA
t
t
t
HA
HD
HW
t
DC
t
t
t
CO
HW
HA
(3)
t
CO
(3)
t
CD1
IH
IH
for Port "A", which is being written to.
IH
.
.
IH
for the Left Port, which is being written to.
MATCH
NO
6.42
12
t
CD2
VALID
MATCH
NO
MATCH
NO
VALID
t
MATCH
DC
NO
t
CD1
Commercial Temperature Range
(1,2,4)
t
DC
VALID
5682 drw 10
5682 drw 09
(1,2,4)
,
,

Related parts for IDT70T3509M