ISL98001 Intersil Corporation, ISL98001 Datasheet - Page 21

no-image

ISL98001

Manufacturer Part Number
ISL98001
Description
Triple Video Digitizer
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL98001CQZ
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
ISL98001CQZ
Quantity:
528
Part Number:
ISL98001CQZ-140
Manufacturer:
Intersil
Quantity:
457
Part Number:
ISL98001CQZ-140
Manufacturer:
Intersil
Quantity:
10 000
Part Number:
ISL98001CQZ-140
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL98001CQZ-170
Manufacturer:
INTES
Quantity:
274
Part Number:
ISL98001CQZ-170
Manufacturer:
Intersil
Quantity:
10 000
Part Number:
ISL98001CQZ-170
Manufacturer:
INTERSIL
Quantity:
1 000
Part Number:
ISL98001CQZ-170
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL98001CQZ-210
Manufacturer:
ICSI
Quantity:
1 025
Part Number:
ISL98001CQZ-210
Manufacturer:
Intersil
Quantity:
10 000
Part Number:
ISL98001CQZ-210
Manufacturer:
INTES
Quantity:
1 000
Part Number:
ISL98001CQZ-210
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL98001CQZ-275
Manufacturer:
INTERSIL
Quantity:
772
Part Number:
ISL98001CQZ-275
Manufacturer:
INTERSIL
Quantity:
20 000
SYNC Processing
The ISL98001 can process sync signals from 3 different
sources: discrete HSYNC and VSYNC, composite sync on
the HSYNC input, or composite sync from a Sync-On-Green
(SOG) signal embedded on the Green video input. The
ISL98001 has SYNC activity detect functions to help the
firmware determine which sync source is available.
Macrovision
The ISL98001 automatically detects the presence of
Macrovision-encoded video. When Macrovision is detected,
it generates a mask signal that is ANDed with the incoming
SOG CSYNC signal to remove the Macrovision before the
HSYNC goes to the PLL. No additional programming is
required to support Macrovision.
If desired (it is never necessary in normal operation), this
function can be disabled by setting the Sync Mask Disable
(register 0x05 bit 6) to a 1.
The mask signal is also applied to the HSYNC
When Sync Mask Disable = 0, any Macrovision present on
the incoming sync will not be visible on HSYNC
application requires the Macrovision pulses to be visible on
CLOCKINV
HSYNC
HSYNC
VSYNC
VSYNC
XTAL
SOG
SOG
XTAL
OUT
IN
IN
IN
IN
IN
IN
1
1
2
2
2
IN
IN
1
0x03[6:4]
0x03[2:0]
HSYNC2
HSYNC1
SLICER
SLICER
SLICER
SLICER
0x1C
0x1C
SOG
SOG
21
POLARITY 0x02[5:0]
ACTIVITY 0x01[6:0]
÷2
DETECT
&
0: ÷1
0x13
1: ÷2
[6]
OUT
OUT
0x05[0]
VGA1
VGA2
0:
1:
signal.
. If the
FIGURE 8. SYNC FLOW
SOG
VSYNC
HSYNC
0x11, 0x12, 0x13[2]
0x0E through 0x13
GENERATION
ISL98001
IN
COAST
IN
IN
PLL
SOURCE
HSYNC
0x05[4:3]
CSYNC
00, 10,
SOG
11:
01:
IN
IN
HSYNC
0x05 bit 7).
Headswitching from Analog Videotape Signals
Occasionally this AFE may be used to digitize signals
coming from analog videotape sources. The most common
example of this is a Digital VCR (which for best signal quality
would be connected to this AFE with a component YPbPr
connection). If the digital VCR is playing an older analog
VHS tape, the sync signals from the VCR may contain the
worst of the traditional analog tape artifacts: headswitching.
Headswitching is traditionally the enemy of PLLs with large
capture ranges, because a headswitch can cause the
HSYNC period to change by as much as ±90%. To the PLL,
this can look like a frequency change of -50% to greater than
+900%, causing errors in the output frequency (and
obviously the phase) to change. Subsequent HSYNCs have
the correct, original period, but most analog PLLs will take
dozens of lines to settle back to the correct frequency and
phase after a headswitch disturbance. This causes the top of
the image to “tear” during normal playback. In “trick modes”
(fast forward and rewind), the HSYNC signal has multiple
headswitch-like discontinuities, and many PLLs never settle
to the correct value before the next headswitch, rendering
the image completely unintelligible.
Pixel Data
from AFE
HS
PIXCLK
OUT
SPLITTER
SYNC
, set the HSYNC
24
VSYNC
VSYNC
0x05[3]
SYNC
TYPE
SPLTR
SYNC
Formatter
1:
0:
Output
0x18,
0x19,
0x1A
OUT
IN
Mask Disable bit (register
XTALCLOCK
VSYNC
HSYNC
DATACLK
DATACLK
R
R
G
G
B
B
HS
VS
P
S
P
S
P
S
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
March 8, 2006
OUT
OUT
OUT
OUT
OUT
FN6148.3

Related parts for ISL98001