SDA9380 Micronas Intermetall GmbH, SDA9380 Datasheet - Page 26
SDA9380
Manufacturer Part Number
SDA9380
Description
Enhanced Deflection Controller And RGB Video Processor (EDDC)
Manufacturer
Micronas Intermetall GmbH
Datasheet
1.SDA9380.pdf
(72 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SDA9380
Manufacturer:
MICRONAS
Quantity:
20 000
Company:
Part Number:
SDA9380GEG
Manufacturer:
SMK
Quantity:
382
SDA 9380 - B21
5.5.4 Detailed description
The Deflection control byte 0 includes the following bits:
Micronas
VOFF
- VOFF:
- STDBY:
- MON:
- SCLIIC:
- RIBM:
- CLEXTIIC:External clock selected by IIC (only effective if bit SCLIIC = 1)
- HDDC:
- HDE:
STDBY
Vertical off
0: normal vertical output due to control items
1: vertical saw-tooth is switched off,
Stand-by mode
0: normal operation
1: stand-by mode (all internal clocks are disabled)
Monitor mode (GENMOD bit must be set to 0)
0: line frequency must be defined by INCR4..0 (register 1D)
1: automatic detection of line frequency
Select clock by IIC
0: select clock by pin CLEXT
1: select clock by IIC bit CLEXTIIC
Input range of IBEAM
0: 0...2.7V
1: 1.8...2.7V
0: internal clock selected by IIC
1: external clock selected by IIC
HD duty cycle
0: duty cycle of output HD is 45%
1: duty cycle of output HD is 40%
HD enable
0: line is switched off (HD disabled, that is H-level)
1: line is switched on (HD enabled)
Default value depends on pin SSD
SSD=Low: 0
SSD=High: 1
vertical protection is disabled
If BSO1 =1 or BSO0 = 1, no switch-off is possible.
MON
SCLIIC
5-18
RIBM
CLEXTIIC
Preliminary Data Sheet
HDDC
System description
HDE
2001-05-03