MPC8323E Freescale Semiconductor, MPC8323E Datasheet - Page 68

• Manufacturer Part Number: MPC8323E
• Description: Integrated Communications Processor Family Hardware Specifications
• Manufacturer: Freescale Semiconductor

Clocking
22.6
The QUICC Engine PLL is controlled by the RCWL[CEPMF] and RCWL[CEPDF] parameters.
shows the multiplication factor encodings for the QUICC Engine PLL.
The RCWL[CEVCOD] denotes the QUICC Engine PLL VCO internal frequency as shown in
68
MPC8323E PowerQUICC™ II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0
QUICC Engine PLL Configuration
The VCO divider (RCWL[CEVCOD]) must be set properly so that the
QUICC Engine VCO frequency is in the range of 300–600 MHz. The
QUICC Engine frequency is not restricted by the CSB and core frequencies.
The CSB, core, and QUICC Engine frequencies should be selected
according to the performance requirements.
The QUICC Engine VCO frequency is derived from the following
equations:
QUICC Engine VCO Frequency = ce_clk × VCO divider × (1 + CEPDF)
RCWL[CEPMF]
00000–00001
01001–11111
ce_clk = (primary clock input × CEPMF) ÷ (1 + CEPDF)
00010
00011
00100
00101
00110
00111
01000
Table 61. QUICC Engine PLL Multiplication Factors
Table 62. QUICC Engine PLL VCO Divider
RCWL[CEVCOD]
RCWL[CEPDF]
00
01
10
11
0
0
0
0
0
0
0
0
0
NOTE
QUICC Engine PLL Multiplication
VCO Divider
Factor = RCWL[CEPMF]/
Reserved
(1 + RCWL[CEPDF)
4
8
2
Reserved
Reserved
× 2
× 3
× 4
× 5
× 6
× 7
× 8
Freescale Semiconductor
Table
Table 61
62.