AT90CAN128-16AE ATMEL Corporation, AT90CAN128-16AE Datasheet - Page 139

• Manufacturer Part Number: AT90CAN128-16AE
• Description: 8-bit Avr Microcontroller With 128K Bytes of Isp Flash And CAN Controller.flash (Kbytes) 128 Vcc (V) 2.7-5.5 EEPROM (Kbytes) 4 SRAM (bytes) 4K CAN (mess. Obj.) 15
• Manufacturer: ATMEL Corporation

Timer/Counter1 Interrupt Flag
Register – TIFR1
Timer/Counter3 Interrupt Flag
Register – TIFR3
4250C–CAN–03/04
• Bit 2 – OCIEnB: Output Compare B Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts glo-
bally enabled), the Timer/Countern Output Compare B Match interrupt is enabled. The
corresponding Interrupt Vector (See “Interrupts” on page 57 ) is executed when the
OCFnB flag, located in TIFRn, is set.
• Bit 1 – OCIEnA: Output Compare A Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts glo-
bally enabled), the Timer/Countern Output Compare A Match interrupt is enabled. The
corresponding Interrupt Vector (See “Interrupts” on page 57 ) is executed when the
OCFnA flag, located in TIFRn, is set.
• Bit 0 – TOIEn: Timer/Counter Overflow Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts glo-
bally enabled), the Timer/Countern Overflow interrupt is enabled. The corresponding
Interrupt Vector (See “Interrupts” on page 57 ) is executed when the TOVn flag, located
in TIFRn, is set.
• Bit 7..6 – Reserved Bits
These bits are reserved for future use.
• Bit 5 – ICFn: Input Capture Flag
This flag is set when a capture event occurs on the ICPn pin. When the Input Capture
Register (ICRn) is set by the WGMn3:0 to be used as the TOP value, the ICFn flag is set
when the counter reaches the TOP value.
ICFn is automatically cleared when the Input Capture Interrupt Vector is executed. Alter-
natively, ICFn can be cleared by writing a logic one to its bit location.
• Bit 4 – Reserved Bit
This bit is reserved for future use.
• Bit 3 – OCFnC: Output Compare C Match Flag
This flag is set in the timer clock cycle after the counter (TCNTn) value matches the Out-
put Compare Register C (OCRnC).
Note that a Forced Output Compare (FOCnC) strobe will not set the OCFnC flag.
OCFnC is automatically cleared when the Output Compare Match C Interrupt Vector is
executed. Alternatively, OCFnC can be cleared by writing a logic one to its bit location.
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
R
R
7
–
0
7
–
0
R
R
6
–
0
6
–
0
ICF1
ICF3
R/W
R/W
5
0
5
0
R
R
4
–
0
4
–
0
OCF1C
OCF3C
R/W
R/W
3
0
3
0
OCF1B
OCF3B
R/W
R/W
2
0
2
0
AT90CAN128
OCF1A
OCF3A
R/W
R/W
1
0
1
0
TOV1
TOV3
R/W
R/W
0
0
0
0
TIFR1
TIFR3
139