DSPIC30F5013 Microchip Technology Inc., DSPIC30F5013 Datasheet - Page 29

no-image

DSPIC30F5013

Manufacturer Part Number
DSPIC30F5013
Description
Dspic30f5011/5013 High-performance Digital Signal Controllers
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPIC30F5013-20E/PT
Manufacturer:
MAXIM
Quantity:
101
Part Number:
DSPIC30F5013-20E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F5013-20E/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC30F5013-20I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F5013-20I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC30F5013-30I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F5013T-20E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F5013T-20E/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC30F5013T-20I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F5013T-20I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
FIGURE 3-5:
3.2
The core has two data spaces. The data spaces can be
considered either separate (for some DSP instruc-
tions), or as one unified linear address range (for MCU
instructions). The data spaces are accessed using two
Address Generation Units (AGUs) and separate data
paths.
© 2006 Microchip Technology Inc.
Data
Space
EA
Note:
Upper Half of Data
Space is Mapped
into Program Space
BSET
MOV
MOV
MOV
Data Address Space
16
EA<15> = 0
EA<15> = 1
CORCON,#2
#0x01, W0
W0, PSVPAG
0x8000, W0
PSVPAG is an 8-bit register, containing bits <22:15> of the program space address (i.e., it defines
the page in program space to which the upper half of data space is being mapped).
DATA SPACE WINDOW INTO PROGRAM SPACE OPERATION
15
15
; PSV bit set
; Set PSVPAG register
; Access program memory location
; using a data space access
Data Space
0x0000
0x8000
15
0xFFFF
Concatenation
Address
PSVPAG
0x01
3.2.1
The data space memory is split into two blocks, X and
Y data space. A key element of this architecture is that
Y space is a subset of X space, and is fully contained
within X space. In order to provide an apparent linear
addressing space, X and Y spaces have contiguous
addresses.
8
dsPIC30F5011/5013
(1)
23
23
DATA SPACE MEMORY MAP
Program Space
15
Data Read
DS70116F-page 27
0
0x000100
0x008000
0x017FFF

Related parts for DSPIC30F5013