DSPIC33FJ64MC508 Microchip Technology Inc., DSPIC33FJ64MC508 Datasheet - Page 336

• Manufacturer Part Number: DSPIC33FJ64MC508
• Description: High-performance, 16-bit Digital Signal Controllers
• Manufacturer: Microchip Technology Inc.

dsPIC33FJXXXMCX06/X08/X10 MOTOR CONTROL FAMILY
DS70287A-page 334
CiFIFO (ECAN FIFO Status)..................................... 230
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection) ...... 240
CiINTE (ECAN Interrupt Enable) .............................. 232
CiINTF (ECAN Interrupt Flag) ................................... 231
CiRXFnEID (ECAN Acceptance Filter n Extended
CiRXFnSID (ECAN Acceptance Filter n Standard
CiRXFUL1 (ECAN Receive Buffer Full 1) ................. 242
CiRXFUL2 (ECAN Receive Buffer Full 2) ................. 242
CiRXMnEID (ECAN Acceptance Filter Mask n
CiRXMnSID (ECAN Acceptance Filter Mask n
CiRXOVF1 (ECAN Receive Buffer Overflow 1) ........ 243
CiRXOVF2 (ECAN Receive Buffer Overflow 2) ........ 243
CiTRBnDLC (ECAN Buffer n Data Length Control) .. 246
CiTRBnDm (ECAN Buffer n Data Field Byte m) ....... 246
CiTRBnEID (ECAN Buffer n Extended Identifier) ..... 245
CiTRBnSID (ECAN Buffer n Standard Identifier) ...... 245
CiTRBnSTAT (ECAN Receive Buffer n Status) ........ 247
CiTRmnCON (ECAN TX/RX Buffer m Control)......... 244
CiVEC (ECAN Interrupt Code) .................................. 228
CLKDIV (Clock Divisor)............................................. 141
CORCON (Core Control) ...................................... 22, 84
DFLTCON (QEI Control) ........................................... 191
DMACS0 (DMA Controller Status 0) ......................... 133
DMACS1 (DMA Controller Status 1) ......................... 135
DMAxCNT (DMA Channel x Transfer Count) ........... 132
DMAxCON (DMA Channel x Control) ....................... 129
DMAxPAD (DMA Channel x Peripheral Address)..... 132
DMAxREQ (DMA Channel x IRQ Select) ................. 130
DMAxSTA (DMA Channel x RAM Start Address A).. 131
DMAxSTB (DMA Channel x RAM Start Address B).. 131
DSADR (Most Recent DMA RAM Address).............. 136
DTCON1 (Dead-Time Control 1) .............................. 177
DTCON2 (Dead-Time Control 2) .............................. 178
FLTACON (Fault A Control) ...................................... 179
FLTBCON (Fault B Control) ...................................... 180
I2CxCON (I2Cx Control) ........................................... 205
I2CxMSK (I2Cx Slave Mode Address Mask) ............ 209
I2CxSTAT (I2Cx Status) ........................................... 207
ICxCON (Input Capture x Control) ............................ 158
IEC0 (Interrupt Enable Control 0) ............................... 97
IEC1 (Interrupt Enable Control 1) ............................... 99
IEC2 (Interrupt Enable Control 2) ............................. 101
IEC3 (Interrupt Enable Control 3) ............................. 103
IEC4 (Interrupt Enable Control 4) ............................. 105
IFS0 (Interrupt Flag Status 0) ..................................... 88
IFS1 (Interrupt Flag Status 1) ..................................... 90
IFS2 (Interrupt Flag Status 2) ..................................... 92
IFS3 (Interrupt Flag Status 3) ..................................... 94
IFS4 (Interrupt Flag Status 4) ..................................... 96
INTCON1 (Interrupt Control 1) .................................... 85
INTCON2 (Interrupt Control 2) .................................... 87
INTTREG Interrupt Control and Status Register....... 124
IPC0 (Interrupt Priority Control 0) ............................. 106
IPC1 (Interrupt Priority Control 1) ............................. 107
IPC10 (Interrupt Priority Control 10) ......................... 116
IPC11 (Interrupt Priority Control 11) ......................... 117
IPC12 (Interrupt Priority Control 12) ......................... 118
IPC13 (Interrupt Priority Control 13) ......................... 119
IPC14 (Interrupt Priority Control 14) ......................... 120
IPC15 (Interrupt Priority Control 15) ......................... 121
IPC16 (Interrupt Priority Control 16) ......................... 122
Identifier) ........................................................... 239
Identifier) ........................................................... 239
Extended Identifier)........................................... 241
Standard Identifier) ........................................... 241
Reset
Reset Sequence ................................................................. 79
Resets................................................................................. 73
S
Serial Peripheral Interface (SPI) ....................................... 193
Setup for Continuous Output Pulse Generation ............... 159
Setup for Single Output Pulse Generation........................ 159
Software Simulator (MPLAB SIM) .................................... 280
Software Stack Pointer, Frame Pointer
Special Features of the CPU ............................................ 263
SPI
SPI Module
Symbols Used in Opcode Descriptions ............................ 272
System Control
IPC17 (Interrupt Priority Control 17) ......................... 123
IPC2 (Interrupt Priority Control 2) ............................. 108
IPC3 (Interrupt Priority Control 3) ............................. 109
IPC4 (Interrupt Priority Control 4) ............................. 110
IPC5 (Interrupt Priority Control 5) ............................. 111
IPC6 (Interrupt Priority Control 6) ............................. 112
IPC7 (Interrupt Priority Control 7) ............................. 113
IPC8 (Interrupt Priority Control 8) ............................. 114
IPC9 (Interrupt Priority Control 9) ............................. 115
NVMCOM (Flash Memory Control)............................. 69
OCxCON (Output Compare x Control) ..................... 162
OSCCON (Oscillator Control) ................................... 140
OSCTUN (FRC Oscillator Tuning)............................ 143
OVDCON (Override Control) .................................... 181
PDC1 (PWM Duty Cycle 1)....................................... 182
PDC2 (PWM Duty Cycle 2)....................................... 182
PDC3 (PWM Duty Cycle 3)....................................... 183
PDC4 (PWM Duty Cycle 4)....................................... 183
PLLFBD (PLL Feedback Divisor).............................. 142
PTCON (PWM Time Base Control) .......................... 172
PTMR (PWM Timer Count Value) ............................ 173
PTPER (PWM Time Base Period) ............................ 173
PWMCON1 (PWM Control 1) ................................... 175
PWMCON2 (PWM Control 2) ................................... 176
QEICON (QEI Control) ............................................. 189
RCON (Reset Control)................................................ 74
SEVTCMP (Special Event Compare) ....................... 174
SPIxCON1 (SPIx Control 1)...................................... 198
SPIxCON2 (SPIx Control 2)...................................... 200
SPIxSTAT (SPIx Status and Control) ....................... 197
SR (CPU Status)................................................... 20, 84
T1CON (Timer1 Control) .......................................... 150
TxCON (T2CON, T4CON, T6CON or T8CON
TyCON (T3CON, T5CON, T7CON or T9CON
UxMODE (UARTx Mode).......................................... 214
UxSTA (UARTx Status and Control)......................... 216
Clock Source Selection............................................... 76
Special Function Register Reset States ..................... 78
Times .......................................................................... 76
CALLL Stack Frame ................................................... 57
Master, Frame Master Connection ........................... 195
Master/Slave Connection.......................................... 195
Slave, Frame Master Connection ............................. 196
Slave, Frame Slave Connection ............................... 196
SPI1 Register Map...................................................... 45
SPI2 Register Map...................................................... 45
Register Map .............................................................. 56
Control)............................................................. 154
Control)............................................................. 155
© 2007 Microchip Technology Inc.