IDT72V2113 Integrated Device Technology, IDT72V2113 Datasheet - Page 2

no-image

IDT72V2113

Manufacturer Part Number
IDT72V2113
Description
256k X 18 / 512k X 9 Supersync Ii Fifo, 3.3v
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V2113L10PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V2113L10PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V2113L10PFGI
Manufacturer:
IDT
Quantity:
25
Part Number:
IDT72V2113L10PFI
Manufacturer:
SYNERGY
Quantity:
5 000
Part Number:
IDT72V2113L10PFI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V2113L10PFI
Manufacturer:
HAR
Quantity:
19
Part Number:
IDT72V2113L10PFI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V2113L15PF
Manufacturer:
IDT
Quantity:
831
DESCRIPTION:
First-In-First-Out (FIFO) memories with clocked read and write controls and a
flexible Bus-Matching x9/x18 data flow. These FIFOs offer numerous improve-
ments over previous SuperSync FIFOs, including the following:
• Flexible x9/x18 Bus-Matching on both read and write ports.
• The limitation of the frequency of one clock input with respect to the other has
PIN CONFIGURATIONS
NOTE:
1. DNC = Do Not Connect.
IDT72V2103/72V2113 3.3V HIGH DENSITY SUPERSYNC II
IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC II
8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 512K x9
131,072 x 18/262,144 x 9, 262,144 x 18/524,288 x 9
been removed. The Frequency Select pin (FS) has been removed, thus it
is no longer necessary to select which of the two clock inputs, RCLK or WCLK,
is running at the higher frequency.
The IDT72V2103/72V2113 are exceptionally deep, high speed, CMOS
INDEX
DNC
DNC
WEN
SEN
GND
GND
D17
D16
D15
D14
D13
D12
D11
D10
V
V
V
D9
D8
IW
CC
CC
CC
(1)
(1)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
TM
TQFP (PN80-1, order code: PF)
NARROW BUS FIFO
TM
TOP VIEW
NARROW BUS FIFO
2
• The period required by the retransmit operation is now fixed and short.
• The first word data latency period, from the time the first word is written to an
• Asynchronous/Synchronous translation on the read or write ports.
• High density offerings up to 4 Mbit.
video, telecommunications, data communications and other applications that
need to buffer large amounts of data and match busses of unequal sizes.
empty FIFO to the time it can be read, is now fixed and short. (The variable
clock cycle counting delay associated with the latency period found on
previous SuperSync devices has been eliminated on this SuperSync family.)
Bus-Matching SuperSync FIFOs are particularly appropriate for network,
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
COMMERCIAL AND INDUSTRIAL
6119 drw02
TEMPERATURE RANGES
V
V
RT
OE
Q17
Q16
GND
GND
Q15
Q14
Q13
Q12
GND
Q11
GND
Q10
Q9
Q8
Q7
V
CC
CC
CC
APRIL 6, 2006

Related parts for IDT72V2113