FAN9611 Fairchild Semiconductor, FAN9611 Datasheet - Page 20
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
FAN9611
Manufacturer Part Number
FAN9611
Description
Manufacturer
Fairchild Semiconductor
Datasheet
1.FAN9612.pdf
(36 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FAN9611
Manufacturer:
F
Quantity:
20 000
Company:
Part Number:
FAN9611M
Manufacturer:
FAI
Quantity:
2 500
Part Number:
FAN9611MX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
FAN9611MZD.
Manufacturer:
F
Quantity:
20 000
© 2008 Fairchild Semiconductor Corporation
FAN9611 / FAN9612 • Rev. 1.1.4
6. Disabling the FAN9611/12
There are four ways to disable the FAN9611/12. It is
important to understand how the part reacts for the
various shutdown procedures.
a.
b.
c.
Pull the SS Pin to GND. This method uses the error
amplifier to stop the operation of the power supply.
By pulling the SS pin to GND, the error amplifier’s
non-inverting input is pulled to GND. The amplifier
senses that the inverting input (FB pin) is higher
than the reference voltage and tries to adjust its
output (COMP pin) to make the FB pin equal to the
reference at the SS pin. Due to the slow speed of
the voltage loop in PFC applications, this might take
several line cycles. Thus, it is important to consider
that by pulling the SS pin to GND, the power supply
is not shut down immediately. Recovery from a shut
down follows normal soft-start procedure when the
SS pin is released.
Pull the FB Pin to GND. By pulling the FB pin below
the
approximately 0.5V, the power supply can be shut
down immediately. It is imperative that the FB is
pulled below the threshold very quickly since the
power supply keeps switching until this threshold is
crossed. If the feedback is pulled LOW softly and
does not cross the threshold, the power supply tries
to deliver maximum power because the FB pin is
forced below the reference voltage of the error
amplifier on the SS pin. Eventually, as FB is pulled
to GND, the SS capacitor is pulled LOW by the
internal clamp between the FB and SS pins. The
SS pin stays approximately 0.5V higher than the FB
pin itself. Therefore, recovery from a shut down
state follows normal soft-start procedure when the
FB pin is released as the voltage across the SS
capacitor starts ramping from a low value.
Pulling the COMP Pin to GND. When the COMP
pin is pulled below the PWM ramp offset,
approximately 0.195V, the FAN9611/12 stops
sending gate drive pulses to the power MOSFETs.
This condition is similar to pulse skipping under no-
load condition. If any load is still present at the
output of the boost PFC stage, the output voltage
decreases. Consequently, the FB pin decreases
and the SS capacitor voltage is pulled LOW by the
internal clamp between the FB and SS pins. At that
point, the operation and eventual recovery to
normal operation is similar to the mechanism
described above. If the COMP pin is held LOW for
long enough to pull the SS pin LOW, the recovery
follows normal soft-start procedure when the COMP
pin is released. If the SS capacitor is not pulled
LOW as a result of a momentary pull-down of the
COMP pin, the recovery is still soft due to the fact
that a limited current source is charging the
compensation capacitors at the output of the error
amplifier. Nevertheless, in this case, output voltage
overshoot can occur before the voltage loop enters
closed-loop operation and resumes controlling the
output voltage again.
open
feedback
protection
threshold
of
20
d.
7. Layout and Connection Guidelines
For high-power applications, two or more PCB layers
are recommended to effectively use the ground pattern
to minimize the switching noise interference.
The
circuits, short propagation delays, and strong output
stages capable of delivering current peaks over 1.5A to
facilitate fast voltage transition times. Many high-speed
power circuits can be susceptible to noise injected from
their own output or external sources, possibly causing
output re-triggering. These effects can be especially
obvious if the circuit is tested in breadboard or non-
optimal circuit layouts with long input or output leads.
The following guidelines are recommended for all layout
designs, but especially strongly for the single-layer PCB
designs. (For example of a 1-layer PCB design, see the
Application Note AN-6086.)
General
Power Ground and Analog Ground
Pull the VIN Pin to GND. Since the VIN sense
circuit is configured to ride through a single line
cycle dropout test without shutting down the power
supply, this method results in a delayed shutdown
of the converter. The FAN9611/12 stops operation
approximately 20ms to 32ms after the VIN pin is
pulled LOW. The delay depends on the phase of
the line cycle at which the pull-down occurs. This
method triggers the input brownout protection (input
under-voltage lockout), which gradually discharges
the compensation capacitor. As the output voltage
decreases, the FB pin falls, pulling LOW the SS
capacitor voltage. Similarly to the shutdown, once
the VIN pin is released, operation resumes after
several milliseconds of delay needed to determine
that the input voltage is above the turn-on
threshold. At least one line cycle peak must be
detected above the turn-on threshold before
operation can resume at the following line voltage
zero-crossing. The converter starts following normal
soft-start procedure.
Keep high-current output and power ground paths
separate from analog input signals and signal
ground paths.
For best results, make connections to all pins as
short and direct as possible.
Power ground (PGND) and analog ground (AGND)
should meet at one point only.
All the control components should be connected to
AGND without sharing the trace with PGND.
The return path for the gate drive current and V
capacitor should be connected to the PGND pin.
Minimize the ground loops between the driver
outputs (DRV1, DRV2), MOSFETs, and PGND.
Adding the by-pass capacitor for noise on the VDD
pin is recommended. It should be connected as
close to the pin as possible.
FAN9611/12
incorporates
fast-reacting
www.fairchildsemi.com
input
DD