ST72651AR6 STMicroelectronics, ST72651AR6 Datasheet - Page 62

no-image

ST72651AR6

Manufacturer Part Number
ST72651AR6
Description
LOW-POWER, FULL-SPEED USB 8-BIT MCU WITH 32K FLASH, 5K RAM, FLASH CARD I/F, TIMER, PWM, ADC, I2C, SPI
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST72651AR6

Dual Supply Management
analog voltage detector on the USB power line to enable smart power switching from USB power to battery (on E suffix devices).
Programmable Internal Voltage Regulator For Memory Cards (2.8v To 3.5v) Supplying
Flash Card I/O lines (voltage shifting)
5 Usb Endpoints
1 control endpoint
Dtc (data Transfer Coprocessor)
Universal Serial/Parallel communications interface, with software plug-ins for current and future protocol standards

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72651AR6T1/NYM
Manufacturer:
ST
0
Company:
Part Number:
ST72651AR6T1/NYM
Quantity:
960
Company:
Part Number:
ST72651AR6T1/NYM
Quantity:
960
ST72651AR6
USB INTERFACE (Cont’d)
USB Endpoint RAM Buffers
There are five bidirectional Endpoints including
one control Endpoint 0. Endpoint 1 and Endpoint 2
are counted as 4 bulk or interrupt Endpoints (two
IN and two OUT).
Endpoint 0 and Endpoint 1 are both 2 x 16 bytes in
size. Endpoint 2 is 2 x 64 bytes in size and can be
configured to physically target different USB Data
Buffer areas depending on the MOD[1:0] bits in
Figure 37. Endpoint 2 Normal Mode selected by (MOD[1:0] Bits = 00h)
Figure 38. Endpoint 2 Download Mode selected by MOD[1:0] Bits = 10b
62/161
1
1550h
158Fh
Endpoint 2 Buffer OUT
Endpoint 0 Buffer OUT
Endpoint 1 Buffer OUT
Endpoint 2 Buffer IN
Endpoint 0 Buffer IN
Endpoint 1 Buffer IN
1550h
155Fh
156Fh
157Fh
158Fh
15CFh
160Fh
Endpoint 2 Buffer IN
Endpoint 2 Buffer OUT
Endpoint 0 Buffer OUT
Endpoint 1 Buffer OUT
Endpoint 0 Buffer IN
Endpoint 1 Buffer IN
Doc ID 7215 Rev 4
the CTLR register (see
Figure
The USB Data Buffer operates as a double buffer;
while one 512-byte block is being read/written by
the DTC, the USB interface reads/writes the other
512-byte block.
The management of the data transfer is performed
in upload and download mode (2 x 512 byte buff-
ers for Endpoint 2) by the USB Data Buffer Manag-
er.
15CFh
1A4Fh
1590h
1650h
39).
16 Bytes
16 Bytes
16 Bytes
16 Bytes
64 Bytes
64 Bytes
USB DATA
USB DATA
USB DATA
USB DATA
USB DATA
Figure
64-byte buffer
512-byte buffer
as 64-byte slices
512-byte buffer
as 64-byte slices
37,
Figure 38
and

Related parts for ST72651AR6