ST72651AR6 STMicroelectronics, ST72651AR6 Datasheet - Page 121

no-image

ST72651AR6

Manufacturer Part Number
ST72651AR6
Description
LOW-POWER, FULL-SPEED USB 8-BIT MCU WITH 32K FLASH, 5K RAM, FLASH CARD I/F, TIMER, PWM, ADC, I2C, SPI
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST72651AR6

Dual Supply Management
analog voltage detector on the USB power line to enable smart power switching from USB power to battery (on E suffix devices).
Programmable Internal Voltage Regulator For Memory Cards (2.8v To 3.5v) Supplying
Flash Card I/O lines (voltage shifting)
5 Usb Endpoints
1 control endpoint
Dtc (data Transfer Coprocessor)
Universal Serial/Parallel communications interface, with software plug-ins for current and future protocol standards

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72651AR6T1/NYM
Manufacturer:
ST
0
Company:
Part Number:
ST72651AR6T1/NYM
Quantity:
960
Company:
Part Number:
ST72651AR6T1/NYM
Quantity:
960
INSTRUCTION SET OVERVIEW (Cont’d)
12.2 INSTRUCTION GROUPS
The ST7 family devices use an Instruction Set
consisting of 63 instructions. The instructions may
Using a prebyte
The instructions are described with one to four op-
codes.
In order to extend the number of available op-
codes for an 8-bit CPU (256 opcodes), three differ-
ent prebyte opcodes are defined. These prebytes
modify the meaning of the instruction they pre-
cede.
The whole instruction becomes:
to the number of bytes required to compute the ef-
fective address
Load and Transfer
Stack operation
Increment/Decrement
Compare and Tests
Logical operations
Bit Operation
Conditional Bit Test and Branch
Arithmetic operations
Shift and Rotates
Unconditional Jump or Call
Conditional Branch
Interruption management
Condition Code Flag modification
PC-2
PC-1
PC
PC+1
End of previous instruction
Prebyte
Opcode
Additional word (0 to 2) according
PUSH
CP
AND
JRA
SIM
LD
INC
BSET
BTJT
ADC
SLL
JRxx
TRAP
Doc ID 7215 Rev 4
CLR
POP
DEC
TNZ
OR
BRES
BTJF
ADD
SRL
JRT
WFI
RIM
be subdivided into 13 main groups as illustrated in
the following table:
These prebytes enable instruction in Y as well as
indirect addressing modes to be implemented.
They precede the opcode of the instruction in X or
the instruction using direct addressing mode. The
prebytes are:
using immediate, direct, indexed, or inherent ad-
dressing mode by a Y one.
rect, direct bit, or direct relative addressing mode
to an instruction using the corresponding indirect
addressing mode.
It also changes an instruction using X indexed ad-
dressing mode to an instruction using indirect X in-
dexed addressing mode.
direct indexed addressing mode by a Y one.
PDY 90
PIX 92
PIY 91
RSP
BCP
XOR
SUB
SRA
JRF
HALT
SCF
CPL
RLC
JP
IRET
RCF
SBC
Replace an X based instruction
Replace an instruction using di-
Replace an instruction using X in-
NEG
MUL
RRC
CALL
SWAP
CALLR
ST72651AR6
SLA
NOP
121/161
RET

Related parts for ST72651AR6