ST72324BK2 STMicroelectronics, ST72324BK2 Datasheet - Page 87

• Manufacturer Part Number: ST72324BK2
• Description: 5V RANGE 8-BIT MCU WITH 8 TO 32K FLASH/ROM, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE
• Manufacturer: STMicroelectronics

Specifications of ST72324BK2

• Hdflash Endurance: 1 kcycle at 55 °C, data retention 40 years at 85 °C
• Clock Sources: crystal/ceramic resonator oscillators, int. RC osc. and ext. clock input
• 4 Power Saving Modes: Slow, Wait, Active-halt, and Halt

ST72324Bxx
Note:
1
2
3
4
5
Figure 49. Pulse width modulation cycle
If OLVL1 = 1 and OLVL2 = 0, the length of the positive pulse is the difference between the
OC2R and OC1R registers.
If OLVL1 = OLVL2, a continuous signal will be seen on the OCMP1 pin.
The OC1R register value required for a specific timing application can be calculated using
the following formula:
Where:
t
f
PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits; see
If the timer clock is an external clock the formula is:
Where:
t
f
The Output Compare 2 event causes the counter to be initialized to FFFCh (see
After a write instruction to the OCiHR register, the output compare function is inhibited until
the OCiLR register is also written.
The OCF1 and OCF2 bits cannot be set by hardware in PWM mode therefore the Output
Compare interrupt is inhibited.
The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce
a timer interrupt if the ICIE bit is set and the I bit is cleared.
In PWM mode the ICAP1 pin can not be used to perform input capture because it is
disconnected to the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be
set and IC2R can be loaded) but the user must take care that the counter is reset each
period and ICF1 can also generates interrupt if ICIE is set.
When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the
PWM mode is the only active one.
CPU
EXT
= Signal or pulse period (in seconds)
= CPU clock frequnency (in Hertz)
= Signal or pulse period (in seconds)
= External timer clock frequency (in Hertz)
OCiR = t
OCiR value =
= OC1R
counter
= OC2R
counter
When
When
*
f
EXT
- 5
t
PRESC
*
f
OCMP1 = OLVL1
OCMP1 = OLVL2
CPU
counter is reset
ICF1 bit is set
to FFFCh
- 5
On-chip peripherals
Table
Figure
50)
87/193
48).