STM32F205ZG STMicroelectronics, STM32F205ZG Datasheet - Page 115
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM32F205ZG
Manufacturer Part Number
STM32F205ZG
Description
High-performance ARM Cortex-M3 MCU with 1 Mbyte Flash, 120 MHz CPU, ART Accelerator
Manufacturer
STMicroelectronics
Datasheet
1.STM32F205VE.pdf
(170 pages)
Specifications of STM32F205ZG
10/100 Ethernet Mac With Dedicated Dma
supports IEEE 1588v2 hardware, MII/RMII
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F205ZG
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM32F205ZGT6
Manufacturer:
STMicroelectronics
Quantity:
11
Company:
Part Number:
STM32F205ZGT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
STM32F205xx, STM32F207xx
Table 63.
1. TBD stands for “to be defined”.
2. If IRROFF is set to V
3. It is recommended to maintain the voltage difference between V
4. Based on characterization, not tested in production.
5. V
6. R
7. For external triggers, a delay of 1/f
I
I
VREF+
DDA
Symbol
f
S
REF+
ADC
(4)
(4)
(4)
maximum value is given for V
is internally connected to V
Sampling rate
(f
ADC V
consumption in conversion mode
ADC VDDA DC current
consumption in conversion mode
ADC
ADC characteristics
Equation 1: R
The formula above
allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of
sampling periods defined in the ADC_SMPR1 register.
= 30 MHz)
REF
DD
DC current
Parameter
, this value can be lowered to 1.65 V when the device operates in a reduced temperature range.
AIN
DDA
PCLK2
max formula
DD
(Equation
=1.8 V, and minimum value for V
and V
(1)
must be added to the latency specified in
(continued)
REF-
R
AIN
is internally connected to V
1) is used to determine the maximum external impedance
Doc ID 15818 Rev 8
Interleave Triple ADC
Interleave Dual ADC
=
480 sampling time
480 sampling time
12-bit resolution
12-bit resolution
12-bit resolution
12-bit resolution
12-bit resolution
12-bit resolution
12-bit resolution
3 sampling time
3 sampling time
f
f
f
f
ADC
ADC
ADC
ADC
------------------------------------------------------------- - R
f
Single ADC
Conditions
ADC
mode
mode
= 30 MHz
= 30 MHz
= 30 MHz
= 30 MHz
×
C
(
REF+
k 0.5
ADC
–
and V
×
DD
ln
=3.3 V.
)
DDA
(
SSA
2
N
below 1.8 V.
.
+
2
Table
Min
)
-
-
-
-
-
-
-
–
63.
ADC
Electrical characteristics
Typ
300
1.6
-
-
-
-
-
TBD
TBD
Max
3.75
500
1.8
2
6
115/170
Msps
Msps
Msps
Unit
mA
µA
µA