ADP1048 Analog Devices, ADP1048 Datasheet - Page 63

• Manufacturer Part Number: ADP1048
• Description: Digital Power Factor Correction Controller with accurate AC Power Metering
• Manufacturer: Analog Devices

Data Sheet
Table 81. Register 0xFE13—PWM2 Falling Edge Setting (PWM2 Pin)
Bits
[7:4]
[3:2]
1
0
PWM_SET REGISTER
Table 82. Register 0xFE14—PWM_SET
Bits
[7:5]
4
3
2
1
0
PWM_LIMIT REGISTER
Table 83. Register 0xFE15—PWM_LIMIT
Bits
[7:4]
[3:0]
RTD ADC OFFSET TRIM SETTING (MSB) REGISTER
This register must be unlocked for write access; see Table 61.
Table 84. Register 0xFE16—RTD ADC Offset Trim Setting (MSB)
Bits
[7:2]
1
0
RTD ADC OFFSET TRIM SETTING (LSB) REGISTER
This register must be unlocked for write access; see Table 61.
Table 85. Register 0xFE17—RTD ADC Offset Trim Setting (LSB)
Bits
[7:0]
Bit Name
RSVD
t
Modulate enable
t
Bit Name
RSVD
ADP1048
PWM resolution
PWM enable
PWM2 enable
Go button
Bit Name
Limit minimum
on time
Limit minimum
off time
Bit Name
RSVD
Trim polarity
RTD ADC offset trim
Bit Name
RTD ADC offset trim
2
2
sign
operation
R/W
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
Reserved.
These bits contain the two LSBs of the 10-bit t
bits of Register 0xFE12, which contains the eight MSBs of the t
1 = PWM modulation acts on the t
0 = no PWM modulation of the t
1 = positive sign. Increase of PWM modulation moves t
0 = negative sign. Increase of PWM modulation moves t
Description
Reserved.
Reserved for the
1 = bridgeless PFC operation.
0 = interleaved PFC operation.
1 = 5 ns.
0 = 40 ns.
1 = disable the PWM output.
0 = enable the PWM output.
1 = disable the PWM2 output.
0 = enable the PWM2 output.
The PWM settings are updated during the transition of this bit from low to high.
Description
These bits set the minimum on time for the PWM outputs in steps of 80 ns: 0000 = 0 ns and
1111 = 1200 ns.
These bits set the minimum off time for the PWM outputs: 0000 = 40 ns, 0001 = 80 ns, 1111 =
1200 ns.
Description
Reserved.
1 = negative offset trim is introduced.
0 = positive offset trim is introduced.
This bit is the MSB of the 9-bit value that sets the amount of offset trim applied to the RTD ADC
reading. The LSBs are specified in Register 0xFE17.
Description
These eight bits are the LSBs of the 9-bit value that sets the amount of offset trim applied to
the RTD ADC reading. The MSB is specified in Register 0xFE16, Bit 0.
Rev. 0 | Page 63 of 84
ADP1048
only.
2
edge.
2
edge.
2
time. This value is always used with the eight
2
2
right.
left.
2
time.
ADP1047/ADP1048