ATmega644R212 Atmel Corporation, ATmega644R212 Datasheet - Page 20

• Manufacturer Part Number: ATmega644R212
• Manufacturer: Atmel Corporation

Specifications of ATmega644R212

• Flash (kbytes): 64 Kbytes
• Max. Operating Frequency: 20 MHz
• Max I/o Pins: 32
• Spi: 3
• Twi (i2c): 1
• Uart: 1
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Crypto Engine: AES
• Sram (kbytes): 4
• Eeprom (bytes): 2048
• Operating Voltage (vcc): 1.8 to 3.6
• Timers: 3
• Frequency Band: 700/800/900MHz
• Max Data Rate (mb/s): 1
• Antenna Diversity: No
• External Pa Control: Yes
• Power Output (dbm): 10
• Receiver Sensitivity (dbm): -110
• Receive Current Consumption (ma): 9.0
• Transmit Current Consumption (ma): 18 at 5dBm
• Link Budget (dbm): 120

5.3.1
8011O–AVR–07/10
Data Memory Access Times
The 32 general purpose working registers, 64 I/O registers, 160 Extended I/O Registers and the
1024/2048/4096 bytes of internal data SRAM in the ATmega164P/324P/644P are all accessible
through all these addressing modes. The Register File is described in
ter File” on page
Figure 5-2.
This section describes the general access timing concepts for internal memory access. The
internal data SRAM access is performed in two clk
Figure 5-3.
Address
clk
Data Memory Map for ATmega164P/324P/644P.
On-chip Data SRAM Access Cycles
Data
Data
WR
12.
CPU
RD
(1024/2048/4096 x 8)
160 Ext I/O Reg.
64 I/O Registers
Data Memory
Compute Address
Internal SRAM
32 Registers
T1
Memory Access Instruction
Address valid
ATmega164P/324P/644P
0x0000 - 0x001F
0x04FF/0x08FF/0x10FF
0x0020 - 0x005F
0x0060 - 0x00FF
0x0100
CPU
T2
cycles as described in
Next Instruction
T3
”General Purpose Regis-
Figure
5-3.
20