PC87109VBE Nuvoton Technology Corporation of America, PC87109VBE Datasheet - Page 30
![no-image](/images/manufacturer_photos/0/4/485/nuvoton_technology_corporation_of_america_sml.jpg)
PC87109VBE
Manufacturer Part Number
PC87109VBE
Description
IC CONTROLLER ADV UART 32-LQFP
Manufacturer
Nuvoton Technology Corporation of America
Datasheet
1.PC87109VBE.pdf
(56 pages)
Specifications of PC87109VBE
Features
Transmit Deferral
Number Of Channels
2, DUART
Fifo's
16 Byte
Voltage - Supply
5V
With Irda Encoder/decoder
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
Mounting Type
Surface Mount
Package / Case
32-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
*PC87109VBE
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
3.3.3 LCR/BSR - Link Control/Bank Select Registers
These registers are the same as in bank 0.
3.3.4 EXCR2 - Extended Control Register 2
This register is used to configure the transmitter and receiver FIFOs, and the baud generator prescaler.
Upon reset all bits are set to 0.
Bits
Function
Reset State
B1-0
B3-2
B5-4
B6
Reserved.
Read/write 0.
TF_SIZ [1-0] - TX_FIFO Levels Select.
These bits select the number of levels for the TX_FIFO.
They are effective only when the FIFOs are enabled.
RF_SIZ [1-0] - RX_FIFO Levels Select.
These bits select the number of levels for the RX_FIFO.
They are effective only when the FIFOs are enabled.
PRESL [1-0] - Prescaler Select.
The prescaler divides the 24 MHz input clock frequency to provide the clock for the baud generator.
TRANSMITTER
DMA LOGIC
DMA LOGIC
RECEIVER
CHANNEL
CHANNEL
Bits 1-0
Bits 3-2
Bits 5-4
LOCK
B7
0
00
01
10
11
00
01
1x
00
01
1x
TX_DMA
RX_DMA
res
B6
0
TX_FIFO Levels
RX_FIFO Levels
Prescaler Value
Figure 3-12. DMA Control Signals Routing
Figure 3-13. Extended Control Register 2
Reserved
Reserved
Reserved
16
32
13.0
DMA SWAP
PRESL1
16
32
DMASWP
1.625
1.0
LOGIC
B5
0
PRESL0
30
B4
0
CONFIGURATION
RF_SIZ1
MODULE
B3
ENABLE
0
LOGIC
DMA
RF_SIZ0
B2
0
DRQ
DACK
DMA
HANDSHAKE
SIGNALS
TF_SIZ1
B1
0
www.national.com
TF_SIZ0
B0
0