LMP90077MHENOPB National Semiconductor, LMP90077MHENOPB Datasheet - Page 56

no-image

LMP90077MHENOPB

Manufacturer Part Number
LMP90077MHENOPB
Description
IC AFE 16BIT 214.6SPS 28-TSSOP
Manufacturer
National Semiconductor
Series
-r
Datasheet

Specifications of LMP90077MHENOPB

Number Of Bits
16
Number Of Channels
2 Differential, 4 Single-Ended
Power (watts)
-
Voltage - Supply, Analog
2.85 V ~ 5.5 V
Voltage - Supply, Digital
2.7 V ~ 5.5 V
Package / Case
28-TSSOP (0.173", 4.40mm Width)
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
LMP90077MHENOPBTR
www.national.com
18.5 CALIBRATION REGISTERS
BGCALCN: Background Calibration Control (Address 0x10)
SCALCN: System Calibration Control (Address 0x17)
CHx_SCAL_OFFSET: CH0-CH3 System Calibration Offset Registers (Two's-Complement)
CHx_SCAL_GAIN: CH0-CH3 System Calibration Gain Registers (Fixed Point 1.23 Format)
CH0
0x30
0x31
0x32
CH0
0x33
0x34
0x35
[7:2] Reserved
[1:0] BGCALN
[7:2] Reserved
[1:0] SCALCN
Bit Bit Symbol
Bit Bit Symbol
CH1
0x38
0x39
0x3A 0x42
CH1
0x3B 0x43
0x3C 0x44
0x3D 0x45
ADDR
ADDR
CH2
0x40
0x41
CH2
CH3
0x48
0x49
0x4A Reserved
CH3
0x4B CHx_SCAL_GAINH
0x4C CHx_SCAL_GAINL
0x4D Reserved
Name
CHx_SCAL_OFFSETH
CHx_SCAL_OFFSETM
Name
Bit Description
-
Background calibration control – selects scheme for continuous background calibration.
0x0 (default): BgcalMode0: Background Calibration OFF
0x1: BgcalMode1: Offset Correction / Gain Estimation
0x2: BgcalMode2: Offset Correction / Gain Correction
0x3: BgcalMode3: Offset Estimation / Gain Estimation
Bit Description
-
System Calibration Control
When written, set SCALCN to:
0x0 (default): Normal Mode
0x1: “System Calibration Offset Coefficient Determination” mode
0x2: “System Calibration Gain Coefficient Determination” mode
0x3: Reserved
When read, this bit indicates the system calibration mode is in:
0x0: Normal Mode
0x1: "System Calibration Offset Coefficient Determination" mode
0x2: "System Calibration Gain Coefficient Determination" mode
0x3: Reserved
Note: when read, this bit will indicate the current System Calibration status. Since this co-
efficient determination mode will only take 1 conversion cycle, reading this register will only
return 0x00, unless this register is read within 1 conversion window.
56
Description
System Calibration Offset Coefficient Data [15:8]
System Calibration Offset Coefficient Data [7:0]
-
Description
System Calibration Gain Coefficient Data [15:8]
System Calibration Gain Coefficient Data [7:0]
-

Related parts for LMP90077MHENOPB