GS832132E-133 GSI TECHNOLOGY, GS832132E-133 Datasheet - Page 10

no-image

GS832132E-133

Manufacturer Part Number
GS832132E-133
Description
SRAM Chip Sync Quad 2.5V/3.3V 32M-Bit 1M x 32 8.5ns/4ns 165-Pin FBGA Tray
Manufacturer
GSI TECHNOLOGY
Datasheet

Specifications of GS832132E-133

Package
165FBGA
Timing Type
Synchronous
Density
32 Mb
Data Rate Architecture
SDR
Typical Operating Supply Voltage
2.5|3.3 V
Address Bus Width
20 Bit
Number Of I/o Lines
32 Bit
Number Of Ports
4
Number Of Words
1M
Notes:
1.
2.
3.
Rev: 1.05 12/2007
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied low.
The upper portion of the diagram assumes active use of only the Enable (E1) and Write (B
that ADSP is tied high and ADSC is tied low.
The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and
assumes ADSP is tied high and ADV is tied low.
X
CW
X
First Write
Burst Write
W
W
Simplified State Diagram
CW
10/32
W
CR
R
CR
R
Deselect
X
GS832118/32/36E-250/225/200/166/150/133
R
CR
First Read
Burst Read
R
A
, B
B
R
, B
C
, B
CR
D
, BW, and GW) control inputs, and
X
X
© 2003, GSI Technology

Related parts for GS832132E-133