ST70235A STMicroelectronics, ST70235A Datasheet - Page 20

no-image

ST70235A

Manufacturer Part Number
ST70235A
Description
Transceiver 144-Pin TQFP
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST70235A

Package
144TQFP
Power Supply Type
Analog
Typical Operating Supply Voltage
1.8|3.3 V
Minimum Operating Supply Voltage
1.62|3 V
Maximum Operating Supply Voltage
1.98|3.6 V
Case
QFP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST70235A
Manufacturer:
ST
Quantity:
6 120
Part Number:
ST70235A
Manufacturer:
ST
0
ST70235A
Beware that an incorrect address configuration may lead to bus conflicts. A feature is defined to disable
(tri-state) all outputs of the Utopia interface. It is enabled by the TRI_STATE_EN bit in the Rx_interface
control register.
Pin Description Utopia 2 (Receive Interface)
Note
Pin Description Utopia 2 (Transmit interface)
Note
20/28
RxClav
RxEnb*
RxClk
RxData
RxSOC
RxAddr
RxRef *
TxClav
TxEnb*
TxClk
TxData
TxSOC
TxAddr
TxRef *
Name
Name
*Active low signal
*Active low signal
Type
Type
O
O
O
O
O
I
I
I
I
I
I
I
I
I
Receive Cell available
Receive Enable
Receive Byte Clock
Receive Data (8 bits)
Receive Start Cell
Receive Address (5 bits)
Reference Clock
Transmit Cell available
Transmit Enable
Transmit Byte Clock
Transmit Data (8 bits)
Transmit Start of Cell
Transmit Address (5 bits)
Reference Clock
Meaning
Meaning
Signals to the ATM chip that the
physical layer chip is ready to
accept a cell
Signals to the physical layer
that TxData and TxSOC are
valid
Gives the timing signal for the
transfer, generated by ATM
layer chip.
ATM cell data, to physical layer
chip to ATM chip, byte wide.
Identifies the cell boundary on
TxData
Use to select the port that will
be active or polled
8kHz clock from the ATM layer
chip
Signals to the ATM chip that
the STLC60135 has a cell
ready for transfer
Signals to the physical layer
that the ATM chip will sample
and accept data during next
clock cycle
Gives the timing signal for the
transfer, generated by ATM
layer chip.
ATM cell data, from physical
layer chip to ATM chip, byte
wide.
Identifies the cell boundary on
RxData
Use to select the port that will
be active or polled
8kHz clock transported over
the network
Usage
Usage
Remains active for the entire
cell transfer
Remains active for the entire
cell transfer
RxData and RxSOC could be
tri-state when RxEnb* is
inactive (high)
Indicate to the ATM layer chip
that RxData contains the first
valid byte of a cell.
Remark
Remark

Related parts for ST70235A