MC68EC040RC25 Freescale Semiconductor, MC68EC040RC25 Datasheet - Page 144

no-image

MC68EC040RC25

Manufacturer Part Number
MC68EC040RC25
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68EC040RC25

Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
179
Package Type
PGA
Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC040RC25
Quantity:
33
Part Number:
MC68EC040RC25
Manufacturer:
MOT
Quantity:
1 259
Part Number:
MC68EC040RC25
Manufacturer:
XILINX
0
Part Number:
MC68EC040RC25A
Manufacturer:
MOT
Quantity:
1
Part Number:
MC68EC040RC25A
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
negate logic levels. The exceptions to this rule are the TIP, TA, and B B signals that
transition between logic levels during T4 but transition from a driven state to a high-
impedance state during T1. The input setup time (t
time (t
timing specifications in Section 11 MC68040 Electrical and Thermal Characteristics.
Inputs to the M68040 (other than the IPL2–IPL0 and RSTI signals) are synchronously
sampled and must be stable during the sample window defined by t
Figure 7-1) to guarantee proper operation. The asynchronous IPL≈ and RSTI signals are
also sampled on the rising edge of BCLK, but are internally synchronized to resolve the
input to a valid level before using it. Since the timing specifications for the M68040 are
referenced to the rising edge of BCLK, they are valid only for the specified operating
frequency and must be scaled for lower operating frequencies.
7-2
ho
), and delay time (t
NOTES:
PHASE-LOCKED
INTERNALLY
1.
2.
3.
4.
5.
6.
OUTPUTS
t d
t ho
t ho' = Output hold time relative to BCLK rising edge;
t su
t hi
t d'
INPUTS
Figure 7-1. Signal Relationships to Clocks
PCLK
BCLK
= Propagation delay of signal relative to BLK rising edge.
= Propagation delay of signal relative to PCLK falling edge.
= Output hold time relative to BCLK rising edge.
= Required input setup time relative to BCLK rising edge.
= Required input hold time relative to BCLK rising edge.
except for TIP, TA, BB when used as outputs.
Freescale Semiconductor, Inc.
For More Information On This Product,
d
) illustrated in Figure 7-1 are described in the AC electrical
M68040 USER’S MANUAL
Go to: www.freescale.com
T1
T2
t su
su
t hi
T3
t ho
), input hold time (t
t ho' t h
t d
=
t ho'
–1/2 PCLK.
T4
;
t d'
t d' t d
=
–1/2 PCLK
T1
su
, t
hi
hi
, and t
), output hold
MOTOROLA
ho
(see

Related parts for MC68EC040RC25