ST92T141K4M6 STMicroelectronics, ST92T141K4M6 Datasheet - Page 122

• Manufacturer Part Number: ST92T141K4M6
• Description: Microcontrollers (MCU) OTP EPROM 16K SPI
• Manufacturer: STMicroelectronics

Specifications of ST92T141K4M6

• Data Bus Width: 8 bit, 16 bit
• Program Memory Type: EPROM
• Program Memory Size: 16 KB
• Data Ram Size: 512 B
• Interface Type: SPI
• Maximum Clock Frequency: 25 MHz
• Number Of Programmable I/os: 15
• Number Of Timers: 2
• Operating Supply Voltage: 4.5 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: SO-34
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8 bit, 6 Channel
• Lead Free Status / Rohs Status: No

ST92141 - 3-PHASE INDUCTION MOTOR CONTROLLER (IMC)
INDUCTION MOTOR CONTROLLER (Cont’d)
7.4.3.5 Polarity Selection
The Polarity Selection performs a logical comple-
ment of the input signals (Uh, Ul, Vh, Vl, Wh, Wl)
as programmed in the Polarity Selection register.
7.4.3.6 Interrupts
The IMC controller generates 8 interrupt requests
and 1 NMI. Each interrupt request has a separate
vector address. The NMI interrupt is managed by
the ST9 as a Top Level Interrupt.The interrupt pri-
ority is fixed by hardware as listed below:
7.4.4 Tacho Counter Operating mode
The Tacho Counter can work in One Shot mode or
in Continuous mode.
In both Continuous or One Shot mode the Capture
event can be generated by hardware (TACHO Pin)
or by software (STC bit in the PCR1 register) ac-
cording to the value of the TES bit in the PCR1
register.
When the CTC bit in the PCR0 register is set, the
TACHO Counter is cleared (this bit is reset by
hardware).
7.4.4.1 Tacho Counter in One Shot mode
In this operating mode (TCB bit = 1 in the PCR1
register) the Counter does the following:
– Counting is started by setting the TCE bit in the
– When a Capture event occurs, counting is
122/179
4
5
6
7 Low Priority
Priority
CPU Top Level
Int. priority
0 High Priority
1
2
3
PCR0 register.
stopped (TCE bit is cleared), the value is cap-
tured and a CPT interrupt is generated (if the
9
Interrupt Source
NMI: Event on external pin
ADT: Data transfer (when data is trans-
ferred from the preload registers to the
compare registers)
ZPC: PWM Counter Zero Event
CM0: PWM Counter Compare 0 Event
CPT: Tacho Counter Capture Event
CPU: Compare U Event (PWM counter
reached U compare value)
CPV: Compare V Event (PWM counter
reached V compare value)
CPW: Compare W Event (PWM coun-
ter reached W compare value)
OTC: Tacho Counter Overflow
– When the MSB of Tacho Counter reaches the
7.4.4.2 Tacho Counter in Continuous mode
In this operating mode (TCB bit = 0 in the PCR1
register) the Counter does the following:
– Counting is started by setting the TCE bit in the
– Every Capture event, the value is captured and
– When the MSB of Tacho Counter reaches the
7.4.5 IMC Operating mode
The IMC controller can work in two different
modes:
– Hardware Operating mode (DTS bit = 0 in
– Software Operating mode (DTS bit = 1 in PRCR2
In both modes, when the corresponding event oc-
curs, the ADT and the other interrupts are generat-
ed.
When the CPC bit in the PCR0 register is set, the
PWM Counter is cleared (this bit is reset by soft-
ware).
7.4.5.1 IMC Hardware Operating mode
After system reset, the Compare U, V, W and
Compare 0 register values are all “0”.
When the PWM Counter is enabled (by setting the
PCE bit in the PCR0 register) and every time the
Repetition Counter and the PWM Counter reach
“0” value, the Repetition Counter is loaded, the
preload registers are loaded into the Compare reg-
isters and an ADT interrupt is generated.
Note: If an ADT (or any other interrupt) is generat-
ed and the previous one is not completed, the last
one will be lost without any error condition being
issued.
CCPT bit in the PCR1 register is set, the Counter
is cleared).
Tacho Compare register value, the Counter is
stopped (TCE bit is cleared) and the OTC inter-
rupt is generated.
PCR0 register.
a CPT interrupt is generated (if the CCPT bit in
the PCR1 register is set, the Counter is
cleared).
Tacho Compare register value, an OTC interrupt
is generated.
PRCR2 register)
register)