STM32W108CBU64TR STMicroelectronics, STM32W108CBU64TR Datasheet - Page 132

• Manufacturer Part Number: STM32W108CBU64TR
• Description: MCU, RF, 32BIT, 128K FLASH, 48VFQFPN
• Manufacturer: STMicroelectronics
• Series: STM32r

Specifications of STM32W108CBU64TR

• Controller Family/series: STM32
• Core Size: 32bit
• No. Of I/o's: 24
• Program Memory Size: 128KB
• Ram Memory Size: 8KB
• Cpu Speed: 24MHz
• Oscillator Type: Internal, External
• No. Of Timers: 2
• Rohs Compliant: Yes
• Applications: RF4CE, Remote Control
• Core Processor: ARM® Cortex-M3™
• Program Memory Type: FLASH (128 kB)
• Controller Series: STM32W
• Ram Size: 8K x 8
• Interface: I²C, SPI, UART/USART
• Number Of I /o: 24
• Voltage - Supply: 1.18 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 48-VFQFN Exposed Pad
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

General-purpose timers
132/209
The delay between the rising edge on TI2 and the actual start of the counter is due to the
resynchronization circuit on the TI2 input.
Figure 42. Control circuit in Trigger mode
Slave mode: External clock mode 2 + Trigger mode
External clock mode 2 can be used in combination with another slave mode (except external
clock mode 1 and encoder mode). In this case, the ETR signal is used as external clock
input, and another input can be selected as trigger input when operating in reset mode,
gated mode or trigger mode. It is not recommended to select ETR as TRGI through the
TIM_TS bits of TIMx_SMCR register.
In the following example, the up-counter is incremented at each rising edge of the ETR
signal as soon as a rising edge of TI1 occurs:
●
●
●
A rising edge on TI1 enables the counter and sets the INT_TIMTIF flag. The counter then
counts on ETR rising edges.
The delay between the rising edge of the ETR signal and the actual reset of the counter is
due to the resynchronization circuit on ETRP input.
Configure the external trigger input circuit by programming the TIMx_SMCR register as
follows:
–
–
–
Configure the channel 1 as follows, to detect rising edges on TI:
–
–
–
–
Configure the timer in Trigger mode by writing TIM_SMS = 110 in the TIMx_SMCR
register. Select TI1 as the input source by writing TIM_TS = 101 in the TIMx_SMCR
register.
TIM_ETF = 0000: no filter.
TIM_ETPS = 00: prescaler disabled.
TIM_ETP = 0: detection of rising edges on ETR and TIM_ECE = 1 to enable the
external clock mode 2.
TIM_IC1F = 0000: no filter.
The capture prescaler is not used for triggering and does not need to be
configured.
TIM_CC1S = 01in the TIMx_CCMR1 register to select only the input capture
source.
TIM_CC1P = 0 in the TIMx_CCER register to validate the polarity (and detect
rising edge only).
Doc ID 16252 Rev 8
STM32W108CB, STM32W108HB