PIC18F25K22-I/SP Microchip Technology Inc., PIC18F25K22-I/SP Datasheet - Page 191

no-image

PIC18F25K22-I/SP

Manufacturer Part Number
PIC18F25K22-I/SP
Description
32KB, Flash, 1536bytes-RAM, 8-bit Family, nanoWatt XLP, 28 SPDIP .300in TUBE
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F25K22-I/SP

A/d Inputs
17-Channel, 10-Bit
Comparators
2
Cpu Speed
16 MIPS
Eeprom Memory
256 Bytes
Input Output
24
Interface
I2C/SPI/UART/USART
Memory Type
Flash
Number Of Bits
8
Package Type
28-pin SPDIP
Programmable Memory
32K Bytes
Ram Size
1.5K Bytes
Speed
64 MHz
Temperature Range
–40 to 125 °C
Timers
3-8-bit, 4-16-bit
Voltage, Range
1.8-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F25K22-I/SP
Manufacturer:
MICROCHIP
Quantity:
1 200
14.4.1
In Half-Bridge mode, two pins are used as outputs to
drive push-pull loads. The PWM output signal is output
on the CCPx/PxA pin, while the complementary PWM
output signal is output on the PxB pin (see
This mode can be used for Half-Bridge applications, as
shown in
where four power switches are being modulated with
two PWM signals.
In Half-Bridge mode, the programmable dead-band delay
can be used to prevent shoot-through current in Half-
Bridge power devices. The value of the PDC<6:0> bits of
the PWMxCON register sets the number of instruction
cycles before the output is driven active. If the value is
greater than the duty cycle, the corresponding output
remains
Section 14.4.5 “Programmable Dead-Band Delay
Mode”
operations.
FIGURE 14-9:
 2010 Microchip Technology Inc.
Standard Half-Bridge Circuit (“Push-Pull”)
Half-Bridge Output Driving a Full-Bridge Circuit
for more details of the dead-band delay
Figure
inactive
HALF-BRIDGE MODE
14-9, or for Full-Bridge applications,
during
EXAMPLE OF HALF-BRIDGE APPLICATIONS
the
PxA
PxB
entire
Figure
cycle.
PxA
PxB
FET
Driver
FET
Driver
14-9).
See
Preliminary
FET
Driver
FET
Driver
Since the PxA and PxB outputs are multiplexed with the
PORT data latches, the associated TRIS bits must be
cleared to configure PxA and PxB as outputs.
FIGURE 14-8:
PxA
PxB
td = Dead-Band Delay
Note 1: At this time, the TMRx register is equal to the
Load
PIC18(L)F2X/4XK22
V+
(2)
(2)
2: Output signals are shown as active-high.
(1)
td
PRx register.
Pulse Width
Load
Period
td
FET
Driver
FET
Driver
EXAMPLE OF HALF-
BRIDGE PWM OUTPUT
+
-
+
-
(1)
DS41412D-page 191
Period
(1)

Related parts for PIC18F25K22-I/SP