PIC24FJ256GB210-I/PT Microchip Technology Inc., PIC24FJ256GB210-I/PT Datasheet - Page 328

no-image

PIC24FJ256GB210-I/PT

Manufacturer Part Number
PIC24FJ256GB210-I/PT
Description
100 TQFP 12x12x1mm TRAY, 16-bit, 256KB Flash, 96K RAM, USB
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC24FJ256GB210-I/PT

A/d Inputs
24 Channel, 10-bit
Comparators
3
Cpu Speed
16 MIPS
Eeprom Memory
0 Bytes
Input Output
84
Interface
I2C/SPI/UART/USART/USB
Memory Type
Flash
Number Of Bits
16
Package Type
100-pin TQFP
Programmable Memory
256K Bytes
Ram Size
98K Bytes
Speed
32 MHz
Temperature Range
–40 to 85 °C
Timers
5-16-bit
Voltage, Range
2.2-3.6 V
Lead Free Status / Rohs Status
RoHS Compliant part

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC24FJ256GB210-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC24FJ256GB210-I/PT
Manufacturer:
microchip
Quantity:
200
Part Number:
PIC24FJ256GB210-I/PT
Manufacturer:
Microchip
Quantity:
200
Company:
Part Number:
PIC24FJ256GB210-I/PT
Quantity:
3 700
PIC24FJ256GB210 FAMILY
REGISTER 26-3:
REGISTER 26-4:
DS39975A-page 328
bit 11-10
bit 9-8
bit 7-0
Note 1:
bit 23
bit 15
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 23-16
bit 15-0
reserved
reserved
U-0
r-1
r-1
2:
3:
Unused in 64-pin devices, maintain at ‘1’.
Ensure that the SCLKI pin is made a digital input while using this configuration, see Table 10-2.
Regardless of WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Word’s page,
the Configuration Word’s page is protected.
WUTSEL<1:0>: Voltage Regulator Standby Mode Wake-up Time Select bits
11 = Default regulator start-up time is used
01 = Fast regulator start-up time is used
x0 = Reserved; do not use
SOSCSEL<1:0>: SOSC Selection Configuration bits
11 = Secondary oscillator is in Default (high drive strength) Oscillator mode
10 = Reserved; do not use
01 = Secondary oscillator is in Low-Power (low drive strength) Oscillator mode
00 = External clock (SCLKI) or Digital I/O mode
WPFP<7:0>: Write Protected Code Segment Boundary Page bits
Designates the 512 instruction words page boundary of the protected code segment.
If WPEND = 1:
Specifies the lower page boundary of the code-protected segment; the last page being the last
implemented page in the device.
If WPEND = 0:
Specifies the upper page boundary of the code-protected segment; Page 0 being the lower boundary.
Unimplemented: Read as ‘0’
Reserved: Always maintain as ‘1’
reserved
reserved
U-0
r-1
r-1
CW3: FLASH CONFIGURATION WORD 3 (CONTINUED)
CW4: FLASH CONFIGURATION WORD 4
r = Reserved bit
W = Writable bit
‘1’ = Bit is set
reserved
reserved
U-0
r-1
r-1
reserved
reserved
U-0
r-1
r-1
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
reserved
reserved
(2)
U-0
r-1
r-1
reserved
reserved
U-0
r-1
r-1
 2010 Microchip Technology Inc.
x = Bit is unknown
reserved
reserved
U-0
r-1
r-1
reserved
reserved
U-0
r-1
r-1
bit 16
bit 8
bit 0

Related parts for PIC24FJ256GB210-I/PT