PIC24FJ256GB210-I/PT Microchip Technology Inc., PIC24FJ256GB210-I/PT Datasheet - Page 243

no-image

PIC24FJ256GB210-I/PT

Manufacturer Part Number
PIC24FJ256GB210-I/PT
Description
100 TQFP 12x12x1mm TRAY, 16-bit, 256KB Flash, 96K RAM, USB
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC24FJ256GB210-I/PT

A/d Inputs
24 Channel, 10-bit
Comparators
3
Cpu Speed
16 MIPS
Eeprom Memory
0 Bytes
Input Output
84
Interface
I2C/SPI/UART/USART/USB
Memory Type
Flash
Number Of Bits
16
Package Type
100-pin TQFP
Programmable Memory
256K Bytes
Ram Size
98K Bytes
Speed
32 MHz
Temperature Range
–40 to 85 °C
Timers
5-16-bit
Voltage, Range
2.2-3.6 V
Lead Free Status / Rohs Status
RoHS Compliant part

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC24FJ256GB210-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC24FJ256GB210-I/PT
Manufacturer:
microchip
Quantity:
200
Part Number:
PIC24FJ256GB210-I/PT
Manufacturer:
Microchip
Quantity:
200
Company:
Part Number:
PIC24FJ256GB210-I/PT
Quantity:
3 700
18.3
The USB OTG module has many conditions that can
be configured to cause an interrupt. All interrupt
sources use the same interrupt vector.
Figure 18-9 shows the interrupt logic for the USB
module. There are two layers of interrupt registers in
the USB module. The top level consists of overall USB
status interrupts; these are enabled and flagged in the
U1IE and U1IR registers, respectively. The second
FIGURE 18-9:
 2010 Microchip Technology Inc.
USB Interrupts
CRC5EE (EOFEE)
CRC5EF (EOFEF)
Second Level (USB Error) Interrupts
CRC16EE
CRC16EF
DFN8EE
DFN8EF
DMAEF
DMAEE
BTOEE
BTOEF
BTSEF
BTSEE
PIDEE
PIDEF
Top Level (USB Status) Interrupts
USB OTG INTERRUPT FUNNEL
Top Level (USB OTG) Interrupts
PIC24FJ256GB210 FAMILY
URSTIE (DETACHIE)
URSTIF (DETACHIF)
level consists of USB error conditions, which are
enabled and flagged in the U1EIR and U1EIE registers.
An interrupt condition in any of these triggers a USB
Error Interrupt Flag (UERRIF) in the top level.
Interrupts may be used to trap routine events in a USB
transaction. Figure 18-10 provides some common
events within a USB frame and their corresponding
interrupts.
RESUMEIF
RESUMEIE
ATTACHIE
ATTACHIF
SESENDIE
VBUSVDIE
T1MSECIF
SESENDIF
VBUSVDIF
(UERRIF)
TIMSECIE
LSTATEIE
LSTATEIF
STALLIE
STALLIF
SESVDIE
SESVDIF
UERRIE
ACTVIE
IDLEIE
ACTVIF
IDLEIF
TRNIE
SOFIE
TRNIF
SOFIF
IDIF
IDIE
Set USB1IF
DS39975A-page 243

Related parts for PIC24FJ256GB210-I/PT