ICS1893Y-10 IDT, Integrated Device Technology Inc, ICS1893Y-10 Datasheet - Page 116
![PHYCEIVER LOW PWR 3.3V 64-TQFP](/photos/31/27/312736/64pin_tqfp_sml.jpg)
ICS1893Y-10
Manufacturer Part Number
ICS1893Y-10
Description
PHYCEIVER LOW PWR 3.3V 64-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
PHYceiver™r
Type
PHY Transceiverr
Specifications of ICS1893Y-10
Protocol
MII
Voltage - Supply
3.14 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Lead Free Status / Rohs Status
Not Compliant
Other names
1893Y-10
800-1934-5
ICS1893Y-10
800-1934-5
ICS1893Y-10
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS1893Y-10
Manufacturer:
ICS
Quantity:
10 201
Company:
Part Number:
ICS1893Y-10
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS1893Y-10
Manufacturer:
ICS
Quantity:
20 000
Company:
Part Number:
ICS1893Y-10LF
Manufacturer:
ICS
Quantity:
5 978
Company:
Part Number:
ICS1893Y-10LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
ICS1893Y-10LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
ICS1893Y-10T
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
ICS1893Y-10 Rev F 1/20/04
Table 8-6. MAC/Repeater Interface Pins: 100M Symbol Interface (Continued)
RXCLK
MII Pin
Name
ICS1893Y-10 Data Sheet - Release
SRCLK
Symbol
Name
100M
Pin
No.
Pin
38
Copyright © 2004, Integrated Circuit Systems, Inc.
Output
Type
Pin
(Symbol) Receive Clock.
In Symbol Mode, the ICS1893Y-10 sources an SRCLK to a
MAC/repeater. The SRCLK synchronizes the signals on the
SRD[4:0] pins between the ICS1893Y-10 and the
MAC/repeater. The following table contrasts the SRCLK
behavior when the mode for the ICS1893Y-10 is either
10Base-T or 100Base-TX.
All rights reserved.
Note: The signal on the SRCLK pin is conditioned by the
The SRCLK frequency is
2.5 MHz.
The ICS1893Y-10
generates its SRCLK from
the MDI data stream using
a digital PLL. When the
MDI data stream
terminates the PLL
continues to operate,
synchronously referenced
to the last packet received.
The ICS1893Y-10
switches between clock
sources during the period
between when its SCRS is
asserted and prior to its
RXDV being asserted.
While the ICS1893Y-10 is
locking onto the incoming
data stream, a clock phase
change of up to 360
degrees can occur.
The RXCLK aligns once
per packet.
116
RXTRI pin.
10Base-T
Chapter 8 Pin Diagram, Listings, and Descriptions
Pin Description
The SRCLK frequency is
25 MHz.
The ICS1893Y-10
generates its SRCLK from
the MDI data stream while
there is a valid link (that is,
either data or IDLEs). In
the absence of a link, the
ICS1893Y-10 uses the
REF_IN clock to generate
the SRCLK.
While the ICS1893Y-10 is
bringing up a link, a clock
phase change of up to 360
degrees can occur.
The RXCLK aligns once,
when the link is being
established.
100Base-TX
January, 2004