IDT82V2044EPFG8 IDT, Integrated Device Technology Inc, IDT82V2044EPFG8 Datasheet - Page 7
![IC LINE INTERFC UNIT 4CH 128TQFP](/photos/6/86/68686/idt82v2044epfg8_sml.jpg)
IDT82V2044EPFG8
Manufacturer Part Number
IDT82V2044EPFG8
Description
IC LINE INTERFC UNIT 4CH 128TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Line Interface Units (LIUs)r
Datasheet
1.IDT82V2044EPFG8.pdf
(73 pages)
Specifications of IDT82V2044EPFG8
Protocol
E1
Voltage - Supply
3.13 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Screening Level
Industrial
Mounting
Surface Mount
Package Type
TQFP
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
800-1863-2
82V2044EPFG8
82V2044EPFG8
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT82V2044EPFG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
QUAD CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
Figure-1
Figure-2
Figure-3
Figure-4
Figure-5
Figure-6
Figure-7
Figure-8
Figure-9
Figure-10
Figure-11
Figure-12
Figure-13
Figure-14
Figure-15
Figure-16
Figure-17
Figure-18
Figure-19
Figure-20
Figure-21
Figure-22
Figure-23
Figure-24
Figure-25
Figure-26
Figure-27
Figure-28
Figure-29
Figure-30
Figure-31
Figure-32
Figure-33
Figure-34
Figure-35
Figure-36
LIST OF FIGURES
Block Diagram ................................................................................................................. 2
IDT82V2044E TQFP128 Package Pin Assignment ........................................................ 8
E1 Waveform Template Diagram .................................................................................. 14
E1 Pulse Template Test Circuit ..................................................................................... 14
DSX-1 Waveform Template .......................................................................................... 14
T1 Pulse Template Test Circuit ..................................................................................... 15
Receive Path Function Block Diagram .......................................................................... 19
Transmit/Receive Line Circuit ....................................................................................... 19
Monitoring Receive Line in Another Chip ...................................................................... 20
Monitor Transmit Line in Another Chip .......................................................................... 20
G.772 Monitoring Diagram ............................................................................................ 21
Jitter Attenuator ............................................................................................................. 22
LOS Declare and Clear ................................................................................................. 23
Analog Loopback .......................................................................................................... 26
Digital Loopback ............................................................................................................ 26
Remote Loopback ......................................................................................................... 26
Auto Report Mode ......................................................................................................... 28
Manual Report Mode ..................................................................................................... 29
TCLK Operation Flowchart ............................................................................................ 30
Serial Processor Interface Function Timing .................................................................. 31
JTAG Architecture ......................................................................................................... 52
JTAG State Diagram ..................................................................................................... 55
Transmit System Interface Timing ................................................................................ 63
Receive System Interface Timing ................................................................................. 63
E1 Jitter Tolerance Performance .................................................................................. 64
T1/J1 Jitter Tolerance Performance .............................................................................. 64
E1 Jitter Transfer Performance ..................................................................................... 66
T1/J1 Jitter Transfer Performance ................................................................................ 66
JTAG Interface Timing .................................................................................................. 67
Serial Interface Write Timing ......................................................................................... 68
Serial Interface Read Timing with SCLKE=1 ................................................................ 68
Serial Interface Read Timing with SCLKE=0 ................................................................ 68
Non_multiplexed Motorola Read Timing ....................................................................... 69
Non_multiplexed Motorola Write Timing ....................................................................... 70
Non_multiplexed Intel Read Timing .............................................................................. 71
Non_multiplexed Intel Write Timing .............................................................................. 72
7
TEMPERATURE RANGES
INDUSTRIAL