PIC16F690-E/P Microchip Technology Inc., PIC16F690-E/P Datasheet - Page 171
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F690-E/P
Manufacturer Part Number
PIC16F690-E/P
Description
20 PIN, 7 KB FLASH, 256 RAM, 18 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F690-EP.pdf
(294 pages)
Specifications of PIC16F690-E/P
A/d Inputs
12-Channel, 10-Bit
Comparators
2
Cpu Speed
7 MIPS
Eeprom Memory
256 Bytes
Input Output
18
Interface
USART
Memory Type
Flash
Number Of Bits
8
Package Type
20-pin PDIP
Programmable Memory
7K Bytes
Ram Size
256 Bytes
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
- Current page: 171 of 294
- Download datasheet (6Mb)
12.4
Synchronous serial communications are typically used
in systems with a single master and one or more
slaves. The master device contains the necessary cir-
cuitry for baud rate generation and supplies the clock
for all devices in the system. Slave devices can take
advantage of the master clock by eliminating the
internal clock generation circuitry.
There are two signal lines in Synchronous mode: a bidi-
rectional data line and a clock line. Slaves use the
external clock supplied by the master to shift the serial
data into and out of their respective receive and trans-
mit shift registers. Since the data line is bidirectional,
synchronous operation is half-duplex only. Half-duplex
refers to the fact that master and slave devices can
receive and transmit data but not both simultaneously.
The EUSART can operate as either a master or slave
device.
Start and Stop bits are not used in synchronous
transmissions.
12.4.1
The following bits are used to configure the EUSART
for Synchronous Master operation:
• SYNC = 1
• CSRC = 1
• SREN = 0 (for transmit); SREN = 1 (for receive)
• CREN = 0 (for transmit); CREN = 1 (for receive)
• SPEN = 1
Setting the SYNC bit of the TXSTA register configures
the device for synchronous operation. Setting the CSRC
bit of the TXSTA register configures the device as a
master. Clearing the SREN and CREN bits of the RCSTA
register ensures that the device is in the Transmit mode,
otherwise the device will be configured to receive. Setting
the SPEN bit of the RCSTA register enables the
EUSART. If the RX/DT or TX/CK pins are shared with an
analog peripheral the analog I/O functions must be
disabled by clearing the corresponding ANSEL bits.
12.4.1.1
Synchronous data transfers use a separate clock line,
which is synchronous with the data. A device config-
ured as a master transmits the clock on the TX/CK line.
The TX/CK pin is automatically configured as an output
when the EUSART is configured for synchronous
transmit operation. Serial data bits change on the lead-
ing edge to ensure they are valid at the trailing edge of
each clock. One clock cycle is generated for each data
bit. Only as many clock cycles are generated as there
are data bits.
12.4.1.2
A clock polarity option is provided for Microwire
compatability. Clock polarity is selected with the SCKP
bit of the BAUDCTL register. Setting the SCKP bit sets
© 2006 Microchip Technology Inc.
EUSART Synchronous Mode
SYNCHRONOUS MASTER MODE
Master Clock
Clock Polarity
PIC16F631/677/685/687/689/690
Preliminary
the clock Idle state as high. When the SCKP bit is set,
the data changes on the falling edge of each clock.
Clearing the SCKP bit sets the Idle state as low. When
the SCKP bit is cleared, the data changes on the rising
edge of each clock.
12.4.1.3
Data is transferred out of the device on the RX/DT pin.
The RX/DT and TX/CK pin output drivers are automat-
ically enabled when the EUSART is configured for
synchronous master transmit operation.
A transmission is initiated by writing a character to the
TXREG register. If the TSR still contains all or part of a
previous character the new character data is held in the
TXREG until the last bit of the previous character has
been transmitted. If this is the first character, or the pre-
vious character has been completely flushed from the
TSR, the data in the TXREG is immediately transferred
to the TSR. The transmission of the character
commences immediately following the transfer of the
data to the TSR from the TXREG.
Each data bit changes on the leading edge of the
master clock and remains valid until the subsequent
leading clock edge.
12.4.1.4
1.
2.
3.
4.
5.
6.
7.
8.
Note:
Initialize the SPBRGH, SPBRG register pair and
the BRGH and BRG16 bits to achieve the
desired baud rate (see Section 12.3 “EUSART
Baud Rate Generator (BRG)”).
Enable the synchronous master serial port by
setting bits SYNC, SPEN and CSRC.
Disable Receive mode by clearing bits SREN
and CREN.
Enable Transmit mode by setting the TXEN bit.
If 9-bit transmission is desired, set the TX9 bit.
If interrupts are desired, set the TXIE, GIE and
PEIE interrupt enable bits.
If 9-bit transmission is selected, the ninth bit
should be loaded in the TX9D bit.
Start transmission by loading data to the TXREG
register.
The TSR register is not mapped in data
memory, so it is not available to the user.
Synchronous Master Transmission
Synchronous Master Transmission
Set-up:
DS41262C-page 169
Related parts for PIC16F690-E/P
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PIC16F1507-E/ML](/photos/16/3/160361/qfn20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 QFN 4x4mm TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-E/P](/photos/16/12/161290/pdip20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 PDIP .300in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-E/SO](/photos/16/12/161297/soic20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SOIC .300in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-E/SS](/photos/16/12/161299/ssop20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SSOP .209in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-I/ML](/photos/16/3/160361/qfn20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 QFN 4x4mm TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-I/P](/photos/16/12/161290/pdip20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 PDIP .300in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-I/SO](/photos/16/12/161297/soic20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SOIC .300in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507-I/SS](/photos/16/12/161299/ssop20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SSOP .209in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507T-I/ML](/photos/16/3/160361/qfn20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 QFN 4x4mm T/R
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507T-I/SO](/photos/16/12/161297/soic20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SOIC .300in T/R
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1507T-I/SS](/photos/16/12/161299/ssop20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SSOP .209in T/R
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1507-E/ML](/photos/16/3/160361/qfn20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 QFN 4x4mm TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1507-E/P](/photos/16/12/161290/pdip20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 PDIP .300in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1507-E/SO](/photos/16/12/161297/soic20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SOIC .300in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1507-E/SS](/photos/16/12/161299/ssop20_tmb.jpg)
Part Number:
Description:
3.5KB Flash, 128B RAM, 18 I/O, CLC, CWG, DDS, 10-bit ADC 20 SSOP .209in TUBE
Manufacturer:
Microchip Technology
Datasheet: