PIC16F84A-04/P Microchip Technology Inc., PIC16F84A-04/P Datasheet - Page 42
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F84A-04/P
Manufacturer Part Number
PIC16F84A-04/P
Description
18 PIN, 1.75 KB FLASH, 68 RAM, 13 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F84A-04P.pdf
(88 pages)
Specifications of PIC16F84A-04/P
Cpu Speed
5 MIPS
Eeprom Memory
64 Bytes
Input Output
13
Memory Type
Flash
Number Of Bits
8
Package Type
18-pin PDIP
Programmable Memory
1.75K Bytes
Ram Size
68 Bytes
Speed
20 MHz
Timers
1-8-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F84A-04/P
Manufacturer:
MICROCHIP
Quantity:
1 450
PIC16F84A
MOVF
Syntax:
Operands:
Operation:
Status Affected:
Description:
MOVLW
Syntax:
Operands:
Operation:
Status Affected:
Description:
MOVWF
Syntax:
Operands:
Operation:
Status Affected:
Description:
NOP
Syntax:
Operands:
Operation:
Status Affected:
Description:
DS35007B-page 40
No Operation
[ label ]
None
No operation
None
No operation.
Move f
[ label ]
0
d
(f)
Z
The contents of register f are
moved to a destination dependant
upon the status of d. If d = 0, des-
tination is W register. If d = 1, the
destination is file register f itself.
d = 1 is useful to test a file register,
since status flag Z is affected.
Move Literal to W
[ label ]
0
k
None
The eight-bit literal ’k’ is loaded
into W register. The don’t cares
will assemble as 0’s.
Move W to f
[ label ]
0
(W)
None
Move data from W register to
register 'f'.
f
k
f
[0,1]
(W)
(destination)
127
127
(f)
255
NOP
MOVF f,d
MOVLW k
MOVWF
f
RETFIE
Syntax:
Operands:
Operation:
Status Affected:
RETLW
Syntax:
Operands:
Operation:
Status Affected:
Description:
RETURN
Syntax:
Operands:
Operation:
Status Affected:
Description:
Return from Interrupt
[ label ]
None
TOS
1
None
Return with Literal in W
[ label ]
0
k
TOS
None
The W register is loaded with the
eight-bit literal 'k'. The program
counter is loaded from the top of
the stack (the return address).
This is a two-cycle instruction.
Return from Subroutine
[ label ]
None
TOS
None
Return from subroutine. The stack
is POPed and the top of the stack
(TOS) is loaded into the program
counter. This is a two-cycle
instruction.
k
GIE
(W);
2000 Microchip Technology Inc.
255
PC,
PC
PC
RETFIE
RETLW k
RETURN