IP-NIOS Altera, IP-NIOS Datasheet - Page 72
IP-NIOS
Manufacturer Part Number
IP-NIOS
Description
IP NIOS II MEGACORE
Manufacturer
Altera
Type
Licenser
Specifications of IP-NIOS
Processor Type
RISC 32-Bit
Lead Free Status / RoHS Status
Not applicable / Not applicable
Features
-
Package / Case
-
Mounting Type
-
Voltage
-
Speed
-
- Current page: 72 of 294
- Download datasheet (3Mb)
3–26
Nios II Processor Reference Handbook
Shadow Register Sets
1
1
The PERM Field
The PERM field specifies the allowed access permissions.
values of the PERM field for instruction regions and
of the PERM field for data regions.
Table 3–29. Instruction Region Permission Values
Table 3–30. Data Region Permission Values
Unlisted table values are reserved and must not be used. If you use reserved values,
the resulting behavior is undefined.
The RD Flag
Setting the RD flag signifies that an MPU region read operation should be performed
when a wrctl instruction is issued to the mpuacc register. Refer to
and Write Operations” on page 3–29
0 when read by a rdctl instruction.
The WR Flag
Setting the WR flag signifies that an MPU region write operation should be performed
when a wrctl instruction is issued to the mpuacc register. Refer to
and Write Operations” on page 3–29
0 when read by a rdctl instruction.
Setting both the RD and WR flags to one results in undefined behavior.
The Nios II processor can optionally have one or more shadow register sets. A
shadow register set is a complete alternate set of Nios II general-purpose registers,
which can be used to maintain a separate runtime context for an interrupt service
routine (ISR).
Value
Value
0
1
2
0
1
2
4
5
6
Supervisor Permissions
Supervisor Permissions
for more information. The RD flag always returns
for more information. The WR flag always returns
Read/Write
Read/Write
Read/Write
Execute
Execute
None
None
Read
Read
Table 3–30
Table 3–29
December 2010 Altera Corporation
shows possible values
Chapter 3: Programming Model
User Permissions
User Permissions
“MPU Region Read
“MPU Region Read
Read/Write
shows possible
Execute
None
None
None
None
Read
None
Read
Registers
Related parts for IP-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: