MC68LC060RC66 Freescale Semiconductor, MC68LC060RC66 Datasheet - Page 161

• Manufacturer Part Number: MC68LC060RC66
• Description: IC MPU 32BIT 66MHZ 206-PGA
• Manufacturer: Freescale Semiconductor

Specifications of MC68LC060RC66

• Processor Type: M680x0 32-Bit
• Speed: 66MHz
• Voltage: 3.3V
• Mounting Type: Surface Mount
• Package / Case: 206-PGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

Bus Operation
bidirectionally with 32-, 16-, or 8-bit peripherals and memories. It dynamically recognizes the
size of the selected peripheral or memory device and then reads or writes the appropriate
data from that location. Refer to MC68150/D, MC68150 Dynamic Bus Sizer , for information
on this device.
Blocks of memory that must be contiguous, such as for code storage or program stacks,
must be 32 bits wide. Byte- and word-sized I/O ports that return an interrupt vector during
interrupt acknowledge cycles must be mapped into the low-order 8 or 16 bits, respectively,
of the data bus.
The multiplexer takes the four bytes of a long-word transfer and routes them to their required
positions. For example, OP0 would normally be routed to D31–D24 on an aligned long-word
transfer, but it can also be routed to any other byte position supporting a misaligned data
transfer. The same is true for any of the other operand bytes. The transfer size (SIZ0 and
SIZ1) and byte offset (A1 and A0) signals determine the positioning of the bytes (see Table
7-1) or alternatively, BS3–BS0 may be used instead of SIZx, A1, and A0. The BSx pins
determine which byte sections are active. The size indicated on the SIZx signals corre-
sponds to the size of the operand transfer for the entire bus cycle (except for burst-inhibited
bus cycles). During an operand transfer, A31–A2 indicate the long-word base address for
the first byte of the operand to be accessed; A1 and A0 indicate the byte offset from the
base. For long-word or line bus cycles, external logic must ignore address bits A1 and A0
for proper operation.
7-6
MULTIPLEXER
REGISTER
EXTERNAL
DATA BUS
ADDRESS
$xxxxxxx0
31
31
D31–D24
BS0
OP0
24 23
24 23
Figure 7-7. Data Multiplexing
M68060 USER’S MANUAL
D23–D16
OP1
BS1
ROUTING
16 15
16 15
D15–D8
OP2
BS2
8 7
8 7
D7–D0
OP3
BS3
0
0
MOTOROLA
INTERNAL TO
THE MC68060
EXTERNAL BUS