MC68040RC33V Freescale Semiconductor, MC68040RC33V Datasheet - Page 290

no-image

MC68040RC33V

Manufacturer Part Number
MC68040RC33V
Description
IC MICROPROCESSOR 32BIT PGA-182
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68040RC33V

Processor Type
M680x0 32-Bit
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
179-PGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
33MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
182
Package Type
PGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68040RC33V
Manufacturer:
MOT
Quantity:
968
Part Number:
MC68040RC33V
Manufacturer:
MOT
Quantity:
968
Part Number:
MC68040RC33V
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC68040RC33V
Manufacturer:
IDT
Quantity:
103
Part Number:
MC68040RC33V
Manufacturer:
FREESCALE
Quantity:
20 000
9-46
CMDREG1B
FPTEMP
STAG
E1
T
CMDREG1B
FPTEMP
STAG
E1
T
CMDREG3B
WBTEMP
WBTE15
WBTM1, WBTM0,
SBIT
E3
T
CMDREG1B
FPTEMP
STAG
E1
T
CMDREG1B
ETEMP
STAG
FPTEMP
E1
T
FSAVE State
Frame Field
Table 9-16. State Frame Field Information (Continued)
FMOVE instruction command word
Intermediate result with mantissa rounded to correct precision.
Source Operand Tag = Normalized
Always 1
Always 1
Exception Instruction Command Word
Unrounded, Extended-Precision Intermediate Result
Source Operand Tag = Normalized
Always 1
Always 0
Encoded Exception Instruction Command Word
WBTS, WBTE, and WBTM = intermediate result sign, biased 15-bit
exponent, and 64-bit mantissa prior to rounding.
Bit 15 of the intermediate result's 16-bit exponent = 1 for underflow.
Guard, round, and sticky of intermediate result’s 67-bit mantissa.
Always 1
Either 1 or 0
FMOVE Instruction Command Word
Intermediate result with mantissa prior to rounding.
Source Operand Tag = Normalized
Always 1
Always 1
M68040FPSP divide by zero can generate.
Source operand is converted to extended precision.
Source Operand Tag
Destination operand is converted to extended precision.
Always 1
Always 0
Freescale Semiconductor, Inc.
UNFL (FADD, FSUB, FMUL, FDIV, and FSQRT)
For More Information On This Product,
UNFL (FMOVE to Register, FABS, and FNEG)
M68040 USER’S MANUAL
Go to: www.freescale.com
OVFL (FMOVE to Memory)
UNFL (FMOVE to Memory)
DZ
Contents
MOTOROLA

Related parts for MC68040RC33V